

# Mark M. Tehranipoor

**Intel Charles E. Young Preeminence Endowed Chair Professor in Cybersecurity**

**Associate Chair for Research and Strategic Initiatives, Fellow of IEEE**

**Co-director, Florida Institute for Cybersecurity (FICS) Research**

Electrical and Computer Engineering Department, University of Florida

Office: 352-392-2585, Mobile: 860-942-4047

FICS Research: <http://fics.institute.ufl.edu/> , Personal: <http://tehranipoor.ece.ufl.edu/index.html>

Email: [tehranipoor@ece.ufl.edu](mailto:tehranipoor@ece.ufl.edu) , Gmail: [tehranipoormark@gmail.com](mailto:tehranipoormark@gmail.com)

## **Research Interests**

Hardware Security and Trust, IoT Security, Supply Chain Security, Counterfeit Electronics Detection and Prevention, Reliable Circuit Design and Analysis, and Integrated Circuits and Systems Testing

## **Academic Appointments**

- 07/16-Present Associate Chair for Research and Strategic Initiatives, ECE Department, University of Florida
- 07/15-Present Intel Charles E. Young Preeminence Endowed Chair Professor in Cybersecurity
- 07/15-Present Founder, Co-director, Florida Institute in Cybersecurity (FICS) Research  
<http://fics.institute.ufl.edu/>
- 07/15-Present Professor, University of Florida
- 11/13-07/15 Professor, University of Connecticut
- 11/13-08/14 Charles H. Knapp Associate Professor in Electrical Engineering, University of Connecticut
- 04/12-11/13 F.L. Castleman Associate Professor in Engineering Innovation, University of Connecticut
- 08/10-08/13 Associate Professor, Electrical and Computer Department, University of Connecticut
- 08/06-08/10 Assistant Professor, Electrical and Computer Department, University of Connecticut
- 08/08-08/11 Term member of Graduate Faculty, Duke University
- 08/04-08/06 Assistant Professor, Department of Computer Science and Electrical Engineering (CSEE), University of Maryland Baltimore County (UMBC)

## **Major Initiatives and Accomplishments**

- Aug 2017 Led establishing the Trusted and Assured MicroElectronics (**TAME**) Forum (<http://www.tameforum.org/>). TAME Forum's objective is to provide a bi-annual platform to researchers in academia, and practitioners in industry and government to discuss innovative solutions in the domain of trusted microelectronics in today's globalized and complex supply chain, discuss grand challenges and identify collaboration

opportunities. One major outcome of the TAME Forum is expected to be the first ever “National Technology Roadmap for Trusted and Assured Microelectronics”.

- Aug 2017 New ACR initiative, **Faculty Development Program**: This program is intended to build a strong foundation for the success of our junior faculty (assistant and associate professors). Many new faculty have had little or no exposure to the different and new aspects of their profession, and desire an experienced voice to guide them in tailoring the initial stages of a successful career. Hence, it is critical to continually provide opportunities for career development through a strong voluntary mentor/mentee relationship. As a result, we established flexible career guidance and mentoring program to create a nurturing environment within the ECE department.
- March 2017 Led the **2017 FICS Research Annual Conference on Cybersecurity** (<http://fics-institute.org/outreach/conference/>). More than 210 attended the conference from academia, industry, and government. The event was supported by 13 companies, more than 20 demos and 50 posters were presented, with many companies and government labs active in recruiting students for full time and summer intern positions.
- Jan 2017 Helped establish **CyberGators**, and currently serving as the faculty advisor. CyberGators is a fully student-run organization at the FICS Research Institute. CyberGators group includes four major committees namely Incident Analysis and Reporting, IoT Hacking, Outreach and Diversity, and Professional Development. CyberGators mission is to advance the state of art in cybersecurity and increase students professional development by providing opportunities to communicate with experts from academia, industry, and government.
- Dec. 2016 Worked closely with the lead PI Prof. Bhunia on an **NSF Scholarship for Service (SFS)**. The accepted proposal, in collaboration with FIU, received \$4.6M to recruit BS, MS and PhD students for a new program called *Hardware and Systems Security (HSS)* jointly developed at the UF ECE/CISE and FIU ECE department. The target program will be made available online through UF EDGE program. The EDGE capability will allow FIU students to take the basic HSS classes and then continue with other cybersecurity courses in their respective departments. The program is available nation wide to all students from ECE, CSE, ME, BME, and other departments.
- August 2016 Led establishment of **SCAN Lab under FICS Research Institute**. The lab includes \$10M equipment with capabilities for physical inspection, imaging capabilities, attack assessment, electrical tests and measurement, bio-medical tests, thermal test, device characterization, etc. Prof. Forte is currently serving as the director for SCAN Lab.
- April 2016 The topic of hardware security has seen major growth over the past decade or so. However, the community never enjoyed a dedicated journal on this topic, hence my colleague Prof. Bhunia and I took on this challenge and established the first ever journal supported by Springer called **Journal of Hardware and Systems Security (HASS)**, <http://www.editorialmanager.com/hass>
- April 2016 Helped establish **IEEE Symposium on Asian Hardware-Oriented Security and Trust (HOST)**. AsianHOST Symposium brings together experts from Asia, Europe and North America together to establish collaboration on topics related to Hardware Security. <http://asianhost.org/>
- Feb 2016 **UF-TESCAN Partnership**: Led this effort to establish a partnership with one of the leading electron microscope companies in the world. This partnership is worth about \$5M. The partnership includes significant donation, 5-year warranty, monthly meeting

- with TESCAN to develop strategies for collaboration and joint proposals to government and industry, student training, joint publications, etc. <http://fics.institute.ufl.edu/facilities/>
- Feb 2016 Led the establishment of the **2016 FICS Annual Conference on Cybersecurity**. The goal of this conference was to put together a program consisting of experts from industry, government, and academia to discuss cybersecurity problems, engage with students via poster sessions and evaluation, project demos, panels, competitions, etc. The first year event brought together more than 155 experts on campus. The 2016 conference was sponsored by more than 12 companies. <http://fics.institute.ufl.edu/conference/>
- July 2015 Founded the **Florida Institute for Cybersecurity (FICS) Research** to become a premier institute on cybersecurity that covers device to systems, human, mobile, network, software, to enterprise security. <http://fics.institute.ufl.edu/>. Currently serving as co-director for FICS Research.
- Nov. 2015 **CDC Tool** became part of **SAE international standard, AS6171**. The CDC project was sponsored in part by Honeywell, Comcast, and Missile Defense Agency (MDA). The tool is the first of its kind to evaluate the efficiency of test and inspection techniques for counterfeit and fake chips. *The tool was acquired by SAE International.*
- April 2015 Initiated **Connecticut Cybersecurity Center (C3)** at the University of Connecticut. I led a proposal for a total of \$1M funded for state of Connecticut. The fund allowed for recruiting two new faculty and a full time staff.
- Nov 2014 Helped with the effort to establish a **Center of Excellence in Microscopy** at the University of Connecticut. This is a multi million dollar partnership between UConn and FEI. <http://today.uconn.edu/blog/2014/10/new-collaboration-to-create-world-class-microscopy-center/>
- Oct. 2014 Led establishment of **CyberSEED (Cybersecurity, Education, and Diversity Challenge Week)**. <http://www.csi.uconn.edu/cybersecurity-week>. CyberSEED, supported by more than a dozen companies, brought together students (undergraduate and graduate) from more than 45 schools and colleges around the nation to compete on many cybersecurity problems on campus at UConn. The students competed on capture the flag (CTF), software security, and hardware security.
- May 2014 **Lead PI for MURI grant from DOD AFOSR**. The U.S. Department of Defense awarded a \$7.5 million grant to the University of Connecticut, University of Maryland, and Rice University to support research that will analyze and upgrade security protections for nanoscale computer hardware. UCONN with 6 PIs is the lead institution and University of Maryland (2PIs) and Rice University (1 PI) are the other collaborators. <http://news.engr.uconn.edu/muri-grant-to-improve-the-security-of-nanoscale-computer-devices.php>. **This was the single largest grant brought to the University of Connecticut.**
- 2012-2015 Led establishment of **CHASE Consortium**: Established a consortium by bringing together several companies and agencies including Missile Defense Agency (MDA), Honeywell, Juniper, Comcast, and Semiconductor Research Corporation (SRC), UTAS, etc.
- April 2014 **Founding Director for CSI Center at UConn**: The School of Engineering at the University of Connecticut, in partnership with Comcast inaugurates a signature initiative, establishing **Center of Excellence in Security Innovation (CSI)**. The CSI's mission is to lead research, teaching and workforce development in hardware, software, and network security. CSI was established in April 2014 with main support from Comcast.

- Comcast provided more than 3 years of collaboration and support with CHASE prior to engaging with CHASE on establishing CSI. <http://www.csi.uconn.edu/>
- June 2012 Established the **Center for Hardware Assurance, Security, and Engineering (CHASE)**. The Center was established in 2012 to provide the University of Connecticut with a physical and intellectual environment necessary for interdisciplinary hardware-oriented research and applications to meet the challenges of the future in the field of assurance and security. CHASE is a research consortium with member companies from across the nation committed to enabling knowledge breakthroughs that shape future electronic systems. Current members include Honeywell, Comcast, Missile Defense Agency (MDA), and Juniper Networks. Other sponsors include Synokey, LSI, Qualcomm, Cisco, Samsung, Mangolia, R3Logic, Freescale, SRC, GRC, and more. <https://www.chase.uconn.edu/>
- Feb. 2012 Established the **Workshop on Hardware and Systems Security at UConn**. The workshop grew quite fast that went from 60 participants in 2012 to 220 in 2014. We were able to bring together experts from academia, industry, and government to discuss the challenging problems of hardware and cyber security.
- Feb 2011 Led establishment of **Trust-Hub** ([www.trust-hub.org](http://www.trust-hub.org)) funded by the National Science Foundation (NSF). Trust-Hub is a website where members of the IC hardware security community can share their discoveries and other information that accelerates hardware security research and developments. Trust-Hub serves as a clearing house and community-building tool where researchers can exchange papers, benchmarks, hardware platforms, source codes and tools.
- Jan 2008 Led the establishment of the IEEE Workshop on **Hardware-Oriented Security and Trust (HOST)**, with Dr. Jim Plusquellic of UNM. In 2010, HOST became a symposium and is now the premier event on hardware security. HOST moved to Washington DC area in 2013 and grew to become an even with more than 350 attendees by 2017. <http://www.hostsymposium.org/>
- 2006-2016 Published the **first series of books on Hardware Security and Trust**. One of the books is currently being used as text book in the domain of hardware security. <http://tehranipoor.ece.ufl.edu/publications.html>

## **Education**

- 1/02 – 8/04 Ph.D, Electrical and Computer Eng., University of Texas at Dallas, Jan 2002-Aug. 2004.
- 9/97 – 8/00 M.Sc. Electrical Engineering, University of Tehran, 1997-2000
- 1/92 – 8/97 B.Sc. Electrical Engineering, Tehran Polytechnic University, 1992-1997

## **FICS Research Projects Portfolio**

FICS Research Institute was established in July 2015. From July 15 to Aug 2017, FICS Research has led or been part of more than \$26M research grants and gifts from government and industry, of which more than \$20M support belongs to FICS Research faculty.

## **Project Sponsors**

1. National Science Foundation (NSF)
2. Semiconductor Research Corporation (SRC)
3. Global Research Corporation (GRC)
4. National Institute of Standards and Technology (NIST)
5. Office of Naval Research (ONR)
6. Army Research Office (ARO)
7. Missile Defense Agency (MDA)
8. GAANN, Department of Education
9. Defense Advanced Research Projects Agency (DARPA)
10. Air Force Office of Scientific Research (AFOSR) – MURI
11. KCP, Department of Energy (DOE)
12. AFOSR / DURIP
13. OSD/ONR SBIR
14. DRAPER
15. Raytheon
16. Tektronix
17. Texas Instruments
18. Cisco
19. Qualcomm
20. LSI Corporation
21. Freescale Semiconductor
22. MediaTek
23. Comcast
24. Honeywell
25. Juniper
26. Mentor Graphics
27. Intel
28. R3Logic
29. Synokey
30. Juniper
31. CRI/Rambus
32. Verigy, Inc. Donation
33. Xilinx Donation
34. Agilent Donation
35. EPSRC of United Kingdom

36. UConn Research Foundation

37. UMBC RAS/RIS

### **Research Supports and Donations (PI and Co-PI)**

2018-2019 CRI/Rambus, \$\$, Lead PI

2018-2019 DURIP, ONR Nano-probing Integrated Circuits for Physical Attacks and Hardware Security Assessment, ONR, Co-PI, \$285K

2017-2018 MRI: Acquisition of a High-Resolution Photon Emission/Electro-Optical Microscope for Non-invasive Evaluation of Electronic Devices and Systems Security, NSF, Lead PI, \$1M + \$400K Cost Share from UF

2017-2020 NSF-SRC STARSS, SaTC: STARSS: Small: iPROBE - An Internal Shielding Approach for Protecting against Frontside and Backside Probing Attacks, Co-PI, \$440K

2017-2019 Hardware IP Protection through Provably Secure State-Space Obfuscation, DARPA, Co-PI, \$400K

2017-2018 PHASE II: FORTIS: Establishing Forward Trust for Protecting IPs and ICs in Today's Complex Supply Chain, Cisco, \$100K, Co-PI

2017-2019 A Comprehensive Framework for IoT Security and Privacy Evaluation Through Quantitative Metric, Cisco, \$220K, IoT Vulnerability Database, Co-PI,

2017-2018 PHASE II: Scalable Hardware Trojan Detection using Statistical Test Generation and Side Channel Analysis, Raytheon, \$100K, Co-PI

2017-2018 PHASE II: A Framework for Automatic Fine-Grain Timing Attack Vulnerability Evaluation, Draper, \$50K, Co-PI

2017-2020 ASiLA: Automated Side-Channel Leakage Analysis: Metrics and Tools, NIST, \$500K, Lead PI

2017-2019 Security Validation of Integrated Circuits by Detailed Parameter Analysis Using Probe Station, ARO DURIP, \$250K, Lead PI

2017-2018 Test Chip Design for Evaluating Trust, Honeywell, Lead PI, \$210K

2017-2022 NSF SFS, SURPASS: NSF SFS Unique Scholarship Program in Hardware and Systems Security, Co-PI, \$4.5M

2016-2018 Design Security Rule Check, SRC, Lead PI, \$200K

2016-2019 Utilizing NIST Entropy as a Service and Chaotic Circuits for Management of Electronic Component Supply Chain, National Institute of Standards and Technologies (NIST), Co-PI, \$500K

2016-2017 Timing Side-channel Analysis of Integrated Circuits, Draper, Co-PI, \$50K

2016-2017 Self-referencing in Space and Time for Golden-Free Hardware Trojan Detection, Raytheon, Co-PI, \$100K

2016 Donation from Tektronix (electrical test instruments), \$150K

2016-2019 Establishing HACE (Hardware Security, Attack, and Countermeasure Evaluation Lab) Lab, NSF SaTC Education, PI, \$300K

2016-2017 Gift from Intel for purchasing Servers and Workstations, \$50K

2016-2019 Combating Counterfeit Analog and Mixed Signal ICs with Lightweight Embedded Mechanisms and Innovative Electrical Tests, NSF, Co-PI, \$400K

2016 In-kind Contribution for ZEISS Orion, ZEISS, \$1M

2016 Precise nano-fabrication and advanced circuit edit, DURIP, AFOSR, Lead PI, \$1M

2016 TESCAN, in-kind contribution and gift to establishing INSPECT center at UF, \$2.2M

2016-2018 Led the effort for establishing collaboration between FICS and Cisco in three areas: (1) IP Security and Trust, (2) Design for Security, and (3) Establishing forward trust from 3PIP to OEM, Cisco, Research Gift, \$500K

2015-2018 Computer Systems Security, GAANN program, Department of Education (DOE), \$600K, Co-director

2015-2018 CI-EN: Trust-Hub: Development of Benchmarks, Metrics, and Validation Platforms for Hardware Security, and a Web-based Dissemination Portal, NSF, Lead PI, \$1.56

2015-2017 Connecticut Cybersecurity Center (C3), State of Connecticut, Lead PI, \$1M

2015 Security Rule Check: A Comprehensive Framework for Evaluating Security of Integrated Circuits, Semiconductor Research Corporation (SRC), Lead PI, \$100K

2015-2018 REU Site: Research Experience in Cyber and Civil Infrastructure Security for Students with ADHD: Fostering Innovation, NSF, Co-PI, \$344

2014-2019 Development of Universal Security Theory for Evaluation and Design of New Nanoscale Devices, DOD/AFOSR MURI, Lead PI, \$7.5M

2014-2017 SHF:Small: GOALI: Advanced Physical Inspection of Counterfeit Integrated Circuits, NSF GOALI, Co-PI, \$425K

2014-2017 Design of Low-Cost Memory-Based Security Primitives and Techniques for High-Volume Products, NSF/SRC STARSS, Lead PI, \$460K

2014-2015 CHASE Membership, Juniper, Platinum Membership, \$140K

2014 SBIR: Detecting Malicious Circuits in IP Cores, Office of Secretary of Defense (OSD), Co-PI, \$150K

2014-2017 Comcast Center of Excellence in Security Innovation (CSI), \$\$M, Founding Director

2014-2017 Hardware Security and Security Assessment, Comcast, Lead PI, \$185K

2014 Server Infrastructure, Donation to CHASE by Comcast, \$300K

2013-2014 Physical Inspection equipment, Tech Park, \$1M

2013-2014 Test Time Reduction for SOCs, LSI, Sole PI, \$25K

2013 Electrical Test Equipment, Tech Park, \$140K

2013-2016 Low-Cost Self-Test Solutions for Improving Test Quality and Device Reliability and Resiliency, SRC, Sole PI, \$300K

2013-2014 Comcast Lab, Hardware Security Assessment, Comcast, Lead PI, \$285K

2013-2014 Equipment donation, Comcast, Lead PI, \$170K

2013-2015 CHASE Membership, Honeywell, Platinum Membership, \$200K

2013-2015 CHASE Membership, Comcast, Platinum Membership, \$200K

2013-2014 Memory-based Physical Unclonable Function (PUF), Synokey, \$90K

2013-2016 Development of Innovative Solutions for Hardware Security, and Detection and Prevention of Counterfeit Electronics Components, Missile Defense Agency (MDA), Sole PI, CHASE Funding, Platinum Membership, \$292K

2013-2015 DOD IASP grant, Co-PI, \$141K

2013-2014 Improving Hardware Security and Trust, Comcast, Lead PI, \$93K

2013-2014 New Low-Cost LBIST for Improving Test Quality, GRC, Sole PI, \$35K

2013-2016 A Multi-Level Test Approach for Improving Reliability and Performance of Nanometer Technology Designs, NSF/SRC, \$270K, Sole PI, \$270K

2012-2013 Technique to Measure Voltage Noise during Structural and Functional Testing of ASICs, Cisco, Sole PI (Gift, no indirect cost), \$60K

2012-2015 Computer Systems Security, GAANN, Dept. of Education, (Co-PI), \$400K

2013-2015 Efficient Test for Power Switches in Digital SOCs, EPSRC, Travel Grant to Southampton, UK, \$10K

2012-2013 ARO Special Workshop on Counterfeit Electronics, \$30K

2012-2013 Improving Security and Trustworthiness of IC Supply Chain, Comcast, \$96K

2012-2013 CAREER: Novel Techniques for Detecting and Localizing Hardware Trojans in Integrated Circuits, NSF REU, \$16K

2012-2013 High Quality Delay Tests for Nanometer Technology Designs, MediaTek, Sole PI (Gift, no indirect cost), \$45K

2011-2014 Collaborative Research: CI-ADDO-NEW: Trust-Hub: Design of Trust Benchmarks, Hardware Validation Platforms and a Web-based Dissemination Portal, Lead PI, \$1,230,000, NSF, \$1.23M

2011-2014 Design-for-Hardware-Trust Techniques, Detection Strategies and Metrics for Hardware Trojans, Sole PI, Army Research office (ARO), \$240K

2011-2012 Analysis and Measurement of Aging Effects on Circuit Performance in Nanometer Technology Designs, Cisco, Sole PI (Gift, no indirect cost), \$60K

2011-2014 Exploratory Curriculum for Trustable Computing Systems Security Education (Co-PI), NSF, \$200K

2011-2012 Correlating Structural Fmax with Functional Fmax, Qualcomm (Gift, no indirect cost), \$30K

2011 Xilinx Equipment Donation, \$5K

2010-2011 Effective Reliability and Variability Analysis of Sub-45nm Designs for Improving Yield and Product Quality, Cisco, Sole PI (Gift, no indirect cost), \$60K

2011-2014 REU: Trustable Computing Systems Security Research and Education, NSF, (one of 5 PIs), \$350K

2011-2012 UConn Intermediate Grant (one of 6 PIs), \$99K

2010-2013 Test and Analysis for Critical Reliability and Variability Paths for Improving Yield, Product Quality and Reliability, Semiconductor Research Corporation (SRC), Sole PI, \$300K

2010-2012 Collaborative Research: CI-ADDO-NEW: TrustHub: Design of Trust Benchmarks, Hardware Validation Platforms and a Web-based Dissemination Portal, NSF Planning Grant, Lead PI, \$100K

2010 Agilent Equipment Donation, \$40K

2010, 2011 Xilinx Equipment Donation, \$10K



2010-2011 In-kind donation for Ocelot ZFP Tester, Verigy, \$315K

2009-2014 CAREER: Novel Techniques for Detecting and Localizing Hardware Trojans in Integrated Circuits, NSF, Sole PI, \$400K

2009-2012 Reliable Systems Design at Below 45-nm Technologies, SRC Custom Research, Freescale, Sole PI, \$165K

2009-2012 Computer System Security, GAANN, Dept. of Education, (Co-PI), \$525K

2009-2010 ARO Special Workshop on Hardware Assurance, Sole PI, \$25K

2009-2013 High Quality Delay Test for VDSM Designs, LSI Logics, Sole PI, \$150K

2009-2010 Root Cause of Timing Defects, Mentor Graphics, Sole PI, \$43K

2008-2009 Intel Equipment Grant, Sole PI, \$25K

2008-2012 GOALI (Industry-University Collaborative Project): Collaborative Research: Scalable Techniques for Detecting Small-Delay Defects in Nanometer Integrated Circuits, NSF, PI, \$400K

2008-2012 CPA-DA: Dealing with Voltage Variations and Supply Noise During Performance Verification in Nanometer Tehcnology Designs, NSF, Sole PI, \$250K

2008-2009 Silicon Design Authentication and Malicious Alteration Detection in Integrated Circuits Using Delay Analysis, UConn Research Foundation, Sole PI, \$24K

2007-2010 Collaborative Research: Detection and Isolation of Malicious Inclusions in Secure Hardware (DIMINISH), NSF, Lead PI, \$300K

2007-2010 Timing-Aware ATPG for Maximizing Crosstalk/Signal Integrity on SOCs, Semiconductor Research Corporation (SRC), Sole PI, \$282K

2005-2008 At-Speed Transition Fault Testing Using Low Cost Testers, SRC Custom Research, Texas Instruments, Sole PI, \$152K

2005-2006 Frequency Driven Buffer Insertion (RAS, UMBC), \$10K, Sole PI, \$10K

2006-2007 Securing Designs Against Non-Invasive Attacks (RAS, UMBC), \$20K, Sole PI, \$20K

## **Industry Experience**

*1/98 – 11/01* **Advanced DSP Research Center, SAM Communications**

Designing emulator boards for TMS320C54x DSP, Implementing different programs on 'C54x emulator, internal memory BIST and implementation on 'C54x DSP.

## **In the Press**

Vulnerability Note VU#739007

<http://www.kb.cert.org/vuls/id/739007>

Crypto Bugs in IEEE Standard Expose Intellectual Property in Plaintext

<https://www.bleepingcomputer.com/news/security/crypto-bugs-in-ieee-standard-expose-intellectual-property-in-plaintext/>

Flaws in IEEE P1735 electronics standard expose intellectual property

<http://securityaffairs.co/wordpress/65184/hacking/ieee-p1735-electronics-standard-flaws.html>

IEEE Spectrum, M. Tehranipoor, U. Guin, and S. Bhunia, “**Invasion of the Hardware Snatchers: Fake Hardware Could Open the Door to Malicious Malware and Critical Failure**,” IEEE Spectrum, 2017.

<http://spectrum.ieee.org/computing/hardware/invasion-of-the-hardware-snatchers-cloned-electronics-pollute-the-market>

UF’s Annual Cybersecurity Conference Focuses on Security of IoT

<https://www.eng.ufl.edu/newengineer/ece/fics-2017/>

Interview with Le Monde France: Fight against counterfeit electronic components

[http://www.lemonde.fr/sciences/article/2016/12/05/lutter-contre-la-contrefaçon-de-composants-electroniques\\_5043610\\_1650684.html](http://www.lemonde.fr/sciences/article/2016/12/05/lutter-contre-la-contrefaçon-de-composants-electroniques_5043610_1650684.html)

Pensacola News Journal: Cybersecurity must increase with automation

<http://www.pnj.com/story/money/business/2016/11/28/cybersecurity-must-increase-automation/94546842/>

UF Partners with TESCAN to create world-class hardware security lab

<http://www.strategic-directions.com/a/industry-news/?action=2&terms=&sdi=26f5e7d4-b522-47e8-8c6e-63a1474edbf>

University of Florida Cybersecurity Team Turns to Tektronix to Outfit Electronics Security Lab

<http://finance.yahoo.com/news/university-florida-cybersecurity-team-turns-130000458.html>

WUFT, Nov. 15, 2015, Cybersecurity Discussion Raises Concern For Experts

<http://www.wuft.org/news/2015/11/15/cybersecurity-discussion-raises-concern-for-experts/>

IEEE Spectrum

<http://spectrum.ieee.org/tech-talk/telecom/security/an-unhackable-qr-code-to-fight-bogus-chips>

BusinessWire:

NIST Cybersecurity advisor visited CHASE center, Feb. 2014.

[http://www.businesswire.com/news/home/20150219005203/en/NIST-Cybersecurity-Chief-Discuss-Threats-Framework-Implementation#.VOX\\_2MYsO8l](http://www.businesswire.com/news/home/20150219005203/en/NIST-Cybersecurity-Chief-Discuss-Threats-Framework-Implementation#.VOX_2MYsO8l)

Yahoo Finance:

<http://finance.yahoo.com/news/university-connecticut-comcast-sponsor-first-130000543.html>

Washington Times

<http://www.washingtontimes.com/news/2014/apr/29/universities-to-research-nanotechnology-security/>

Wall Street Journal

<http://online.wsj.com/article/PR-CO-20140410-912537.html>

Universities beef up cybersecurity, identity theft research

<http://gcn.com/blogs/pulse/2014/04/ut-uconn-cybersecurity-research.aspx>

Credit Card Data Theft: Stopping the Hackers

<http://today.uconn.edu/blog/2014/03/credit-card-data-theft-stopping-the-hackers/>

Expert Discusses Steps to Address Threat of Cyber Attacks

<http://today.uconn.edu/blog/2013/10/expert-discusses-steps-to-address-threat-of-cyber-attacks/>

Cover Story, IEEE Spectrum, The Hidden Dangers of Chop-Shop Electronics

<http://spectrum.ieee.org/semiconductors/processors/the-hidden-dangers-of-chopshop-electronics>

Conference on Counterfeit Electronics Addresses Growing National Concern

<http://www.chase.uconn.edu/conference-on-counterfeit-electronics-addresses-growing-national-concern.php>

Sen. Lieberman Praises UConn Cybersecurity Labs

<http://today.uconn.edu/blog/2012/02/sen-lieberman-praises-uconn-cybersecurity-labs/>

Lieberman pushes for cyber security

<http://www.dailycampus.com/news/lieberman-pushes-for-cyber-security-1.2794957#.T1P6RvEgdGM>

Research Initiative Will Enhance Integrity of Integrated Circuits

<http://today.uconn.edu/?p=34063>

University of Connecticut and Duke University Develop Unique Method to Improve Testing for Small Delay Defects in Semiconductors

<http://www.hartfordbusiness.com/news14048.html>

<http://www.physorg.com/news199362652.html>

[http://www.advn.com/news\\_University-of-Connecticut-and-Duke-University-Develop-Unique-Method-to-Improve-T\\_43665962.html](http://www.advn.com/news_University-of-Connecticut-and-Duke-University-Develop-Unique-Method-to-Improve-T_43665962.html)

<http://www.forbes.com/feeds/businesswire/2010/07/20/businesswire142648135.html>

<http://www.src.org/newsroom/press-release/2010/86/>

NYU-Poly and UConn Researchers Develop New Design Techniques to Protect Against Vulnerabilities in the Electronics Supply Chain

<http://www.marketwatch.com/story/student-hackers-and-a-dose-of-skepticism-secure-vital-hardware-2011-11-08>

Xuehui Zhang Received First Place Prize at the 2010 CSAW - Embedded Systems Challenge

[http://www.brooklyneagle.com/categories/category.php?category\\_id=31&id=39204](http://www.brooklyneagle.com/categories/category.php?category_id=31&id=39204)

<http://www.poly.edu/press-release/2010/11/02/who-will-protect-our-digital-future-woman-high-school-videographer-student->

Interview with “The Economist”

Interview with EBN

Interview with NPR (twice)

Interview with WUFT

## **Awards & Honors**

- 2017 **IEEE Fellow**
- 2017 **Outstanding Paper Award**, E. L. Principe, N. Asadizanjani, D. Forte, M. Tehranipoor, R. Chivas, M. DiBattista, S. Silverman, M. Marsh, J. Mastovich, J. Odum, “**Steps Towards Automated Deprocessing of Integrated Circuits**,” International Symposium on Test and Failure Analysis (ISTFA), 2017
- 2017 **College of Engineering Excellence in Leadership Award**, University of Florida
- 2017 **ECE Research Excellence Award**, ECE Department, University of Florida
- 2017 **Best Paper Award**, X. Wang, Y. Guo, T. Rahman, D. Zhang, and M. Tehranipoor, “**DOST: Dynamically Obfuscated Wrapper for Split Test against IC Piracy**,” IEEE Asian Hardware-Oriented Security and Trust Symposium (**AsianHOST**), 2017.
- 2017 The article “**Hardware Trojans: Lessons Learned After One Decade of Research**” published in IEEE Transactions On Design Automation of Electronic Systems (**TODAES**) was included the **21st Annual Best of Computing** (<http://www.computingreviews.com/recommend/bestof/notableitems.cfm?bestYear=2016> ).
- 2016 **TTTC Most Successful Event Award for HOST Symposium, Co-founded by Tehranipoor**

2016 **Best Paper Award**, Q. Shi, N. Asadi, D. Forte, and M. Tehranipoor, "**A Layout-driven Framework to Assess Vulnerability of ICs to Microprobing Attacks**," IEEE Symposium on Hardware-Oriented Security and Trust (HOST), 2016.

2016 **Best Paper Candidate**, K. Yang, D. Forte, and M. Tehranipoor, "**UCR: An Unclonable Chipless RFID Tag**," IEEE Symposium on Hardware-Oriented Security and Trust (HOST), 2016.

2015 **Best Paper Award**, "K. Xiao, D. Forte, and M. Tehranipoor, "**Efficient and Secure Split Manufacturing via Obfuscated Built-In Self-Authentication**," IEEE Hardware-Oriented Security and Trust (HOST), 2015"

2015 The paper titled "**Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead**" was recognized by JETTA as the most downloaded article in 2014

2015-present Intel Charles E. Young Preeminence Endowed Professor in Cybersecurity, University of Florida

2015-present Elected member of Connecticut Academy and Science and Engineering (CASE)

Nov. 2014 ISE North America, US and Canada, **Best Project finalist** for establishing CHASE and CSI centers

Nov. 2014 **Best paper Candidate**, International Symposium on Test and Failure Analysis (ISTFA), 2014

Oct. 2014 ISE Northeast, **Best Project finalist** for establishing CHASE and CSI centers

Aug 2014 Air Force Office of Scientific Research (AFOR) MURI Award (2014-2019)

Sep. 2014 UConn ECE **Research Excellence** Award

2012- 2014 Charles Knapp Associate Professor

May 2013 **Best Paper Award**, IEEE North Atlantic Test Workshop (NATW), 2013

2012 IEEE Computer Society **Golden Core Inductee**

Oct. 2012 **Best Student Paper Award**, IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), 2012

2011- 2012 F.L. Castleman Associate Professor in Engineering Innovation

June 2012 IEEE Computer Society Outstanding Contribution Award

April 2012 SOE Outstanding Faculty Advisor Award

Jan 2012 **Best Special Session Award, IEEE VLSI Test Symposium (VTS), 2011**

2010-2013 **IEEE Computer Society Distinguished Speaker**

2010-2013 **ACM Distinguished Speaker**

May 2010 Recipient of the IEEE Computer Society TTTC **Most Successful Technical Event** for founding HOST Symposium

May 2010 Recipient of the 2009 **IEEE Computer Society Certificate of Appreciation**

May 2009 UConn ECE **Research Excellence** Award, 2009

Jan. 2009 **NSF CAREER Award**, 2009

May 2009 **Best Paper Award**, IEEE North Atlantic Test Workshop, 2009

Oct. 2008	<b>IEEE Computer Society Meritorious Service Award</b> , 2008
May 2008	<b>Best Paper Award</b> , IEEE North Atlantic Test Workshop, 2008
May 2008	Honorable Mention for <b>Best Paper Award</b> , IEEE North Atlantic Test Workshop, 2008
May 2007	<b>Best Panel Award</b> , IEEE VLSI Test Symposium (VTS), 2006
Nov. 2006	<b>Top Ten Recognition Paper</b> , ITC 2005
March 2006	<b>Best Paper Award</b> , IEEE VLSI Test Symposium (VTS), 2005
April 2006	<b>Best Paper Candidate</b> , Design Automation Conference, 2006
Sep. 2005	<b>Best Paper Candidate</b> , TI Symposium on Test (TIST), 2005
1/02 – 08/04	Received Texas Public Educational Grant, 2002-2004
July 1997	<b>Ranked 2<sup>nd</sup></b> , Undergraduate Program, ECE Department, Tehran Polytechnic University
June 1992	<b>Ranked 1<sup>st</sup></b> , High School, Among all high school students in Golestan province, Iran

### **Students Awards from their Projects under my Supervision**

- **Best Poster Award supported by DRAPER**, Andrew Stern, Haoting Shen, Xiaolin Xu, Domenic Forte, Mark Tehranipoor, **Near Field EM for Foundry of Origin Identification**, 2017 FICS Annual Conference on Cybersecurity
- **Best Poster Award**, Gustavo K. Contreras, Adib Nahiyani, Domenic Forte, Mark Tehranipoor, **Track and Extract: Information Flow Tracking for Security Vulnerability Analysis and Exploit Extraction**, 2017 FICS Annual Conference on Cybersecurity
- **Best Poster Award**, Troy Bryant, Sreeja Chowdhury, Domenic Forte, Mark Tehranipoor, Nima Maghari, **An All Digital PUF (Physically Unclonable Functions) for AMS Applications Using Stochastic Comparator Voltage Offset**, 2017 FICS Annual Conference on Cybersecurity
- Adib Nahiyani and Gus Contreras receive **Best Poster Award** at the 2016 FICS Annual Conference on Cybersecurity, Title: **DSeRC: Design Security Rule Check**
- Mehdi Sadi received **Best in Session Award** from TECHCON, 2016 for his paper titled **BIST-Assisted In-field Aging Reliability Management of SoCs Using On-Chip Clock Sweeping and Machine Learning**
- G. Contreras received **Best in Session Award** from TECHCON, 2016 for his paper titled **Fault Deterministic Vector Analysis and Seed Extraction for LBIST**
- Tauhid Rahman received **Best in Session Award** from TECHCON, 2016 for his paper titled **SRAM Inspired Design and Optimization for Developing Robust Security Primitives**
- **Qihang Shi** received the Best TA Award from the ECE Department, UConn, 2012
- **Andrew Ferraiuolo, Adam Zimmer, and Rifat Chowdhury** won the first prize from ECE on their Senior Design Project under my supervision, 2012
- **Nicholas Tuzzio, Xuehui Zhang and Andrew Ferraiuolo**: Received the first place prize at the 2011 CSAW - Embedded Systems Challenge (Physical Unclonable Functions)
- **Xuehui Zhang, Nicholas Tuzzio, and Andrew Ferraiuolo**: Received the third place prize at the 2011 CSAW - Embedded Systems Challenge (Malicious Processor Design)
- **Junxia Ma**: Selected as one of the four finalists for Connecticut Women of Innovation (WOI)

- **Brian Helfer, Theodore Estwan, and Emilio Cepeda** won the first prize from ECE on their Senior Design Project under my supervision, 2011
- **Xuehui Zhang:** Received First Place Prize at the 2010 CSAW - Embedded Systems Challenge
- **Michel Wang:** Received Best in Session Award at TECHCON 2010
- **Nisar Ahmed:** Received UConn SOE Outstanding Graduate Thesis Award
- **Joseph Larosa, Corey Benoit, Andrew Tan, and Kevin Perkins** won the first prize from ECE on their Senior Design Project under my supervision, 2010
- **Junxia Ma:** Received Best in Session Award at TECHCON 2009
- **Jeremy Lee:** Received the TTTC Best Thesis Research Poster Award, 2008
- **Jeremy Lee:** Received the Best Computer Engineering Seminar Presentation, 2008
- **Paul Rago and Aaron Feldstein** won the second prize from ECE on their Senior Design Project under my supervision, 2008
- **Nisar Ahmed:** Received the TTTC 2007 Best Doctoral Dissertation Award
- **Kevin Tyler, Danny Ho, and Vimal Vachhani** won the first prize from ECE on their Senior Design Project under my supervision, 2007
- **Nisar Ahmed:** Received the UMBC-CSEE's Best PhD Thesis Award, 2006

## **Professional Activities**

### **Founding Positions:**

- **Co-Organizer**, Physical Attacks and Inspection on Electronics (**PAINE**), co-located with DAC 2018
- **Founder**, Trusted and Assured Microelectronics Forum (**TAME**)  
[www.tameforum.org](http://www.tameforum.org)
- **Co-founder**, Journal of Hardware and Systems Security (**HASS**), 2016  
<http://www.editorialmanager.com/hass>
- **Co-founder**, IEEE Asian Symposium on Hardware-Oriented Security and Trust (**AsianHOST**), 2016  
<http://asianhost.org/index.htm>
- **Co-Founder**, International Verification and Security Workshop (**IVSW**) and member of the steering committee,  
<http://tima.imag.fr/conferences/ivsw/ivsw16/>
- **Founder**, Co-director, Florida Institute for Cybersecurity (**FICS**), 2015-present  
<http://www.institute.ufl.edu>
- **Founding Director**, Center for Hardware Assurance, Security, and Engineering (**CHASE**), 2012-2015 <http://www.chase.uconn.edu/>
- **Founding Director**, Comcast Center of Excellence in Security Innovation (**CSI**), 2013-2015  
<http://www.csi.uconn.edu/>

- **Co-founder**, IEEE Int. Symposium on Hardware-Oriented Security and Trust (**HOST**), 2008  
<http://www.engr.uconn.edu/HOST/>
- **Co-founder**, Trust-Hub, 2010  
<http://www.trust-hub.org/>

***IEEE/ACM Events Chair Positions:***

- **Editor-in-Chief**, Journal of Hardware and Systems Security (HASS), 2016-present
- **IEEE Cybersecurity Initiative Ambassador** (2016-present)
- **Co-Program Chair**, International Verification and Security Workshop (IVSW), 2016
- **Co-Program Chair**, IoT and Automotive Security Workshop (ISAW), 2017
- **Co-program Chair**, IEEE International Workshop on Cross-Layer Cyber-Physical Systems Security (CPSS), 2016
- **Co-program Chair**, IoT Security Workshop, co-located with IEEE HOST 2017
- **Associate EIC**, IEEE Design & Test of Computers, 2012-2014
- **Vice-General Chair**, IEEE North Atlantic Test Workshop (NATW), 2011
- **General Chair**, IEEE Workshop on Defect and Data Driven Testing (D3T), 2009, Austin, TX
- **General Chair**, IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems (DFT), 2009, Chicago, IL
- **General Chair**, IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2009, San Francisco, CA
- **General Chair**, 1<sup>st</sup> IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2008, Anaheim, CA
- **Steering Committee Chair**, IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2008-present
- **Program Chair**, IEEE Workshop on Defect Based Testing (DBT), 2008, Santa Clara, CA
- **Program Chair**, IEEE International Symposium on Defect and Fault Tolerance of VLSI Systems (DFT), 2008, Boston, MA
- **Program Chair**, IEEE Workshop on Defect Based Testing (DBT), 2007, Santa Clara, CA
- **Local Arrangement Chair**, IEEE Int. Symp. on Defect and Fault Tolerance in VLSI Systems (DFT), 2006, Washington DC
- **Member, Steering Committee**, IEEE Workshop on Defect and Data Driven Testing (D3T), 2009-2010
- **Member, Steering Committee**, IEEE Workshop on Defect and Adaptive Test Analysis (DATA), 2011-present
- **Member, Steering Committee**, IEEE International Verification and Security Workshop (IVSW), 2016-present
- **Vice-Chair**, TTTC Technical Activity group on Hardware Security and Trust
- **Vice-General Chair**, IEEE North Atlantic Test Workshop (NATW), 2012



- **Co-program Chair**, Internet of Things (IoT) and Automotive Security Workshop (IASW), co-located with HOST Symposium, 2017-present
- **Industry Liaison**, IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), 2014-present
- **Industry Liaison**, Workshop for Women in Hardware and Systems Security (WISE), 2017-present
- **Industry Liaison**, IEEE Asian Symposium on Hardware-Oriented Security and Trust (AsianHOST), 2016
- **Panel Chair**, IEEE Asian Symposium on Hardware-Oriented Security and Trust (AsianHOST), 2016-present
- **Security Special Session Track Chair**, IEEE International Microprocessor Test and Verification (MTV) conference, 2016
- **Security Track Co-chair**, International Test Conference (ITC), 2016-present
- **Security Track Co-chair**, Design Automation Conference (DAC), 2017-present
- **Steering Committee**, Attacks and Solutions in Hardware Security (ASHES), Co-located with CCS 2017

#### **Non-IEEE Events Chair Positions:**

- **Co-Chair**, Trusted and Assured Microelectronics (TAME) Forum, Nov. 2017
- **Steering Committee**, Trusted and Assured Microelectronics (TAME) Forum
- **Chair**, FICS Annual Conference on Cybersecurity, March 2017. **13 companies sponsored this event. 210 attended.**
- **Chair**, FICS Annual Conference on Cybersecurity, February 2016. **12 companies sponsored this event. 155 attended.**
- **Chair**, CHASE Conference on Secure/Trustworthy Systems and Supply Chain Assurance, 2015. **10 companies sponsored this event.**
- **Co-organizer**, CyberSEED (<http://www.csi.uconn.edu/cybersecurity-week>), **More than a dozen companies sponsored this event.**
- **Chair**, CHASE Workshop on Secure/Trustworthy Systems and Supply Chain Assurance, 2014 (<https://www.chase.uconn.edu/chase-workshop-2014.php>). **8 companies sponsored this event.**
- **Chair**, ARO/CHASE Sponsored Workshop on Counterfeit Electronics, 2013
- **Chair**, 2<sup>nd</sup> ARO Sponsored Workshop on Hardware Assurance, 2011
- **Chair**, 1<sup>st</sup> ARO Workshop on Hardware Assurance, 2009

#### **Editorial Board:**

- **Associate Editor**, IEEE Transactions on VLSI (**TVLSI**), 2015-present
- **Associate Editor**, ACM Transactions on Design Automation of Electronic Systems (**TODAES**), 2013-present
- **Associate Editor**, IEEE Design & Test of Computer Magazine, 2009-2015

- **Associate Editor**, Journal of Low Power Electronics (**JOLPE**), 2009-present
- **Associate Editor**, Journal of Electronic Testing: Theory and Applications (**JETTA**), 2007-present
- **Editor**, Test Technology Technical Council (**TTTC**) Newsletter, 2008-2011

### Guest Editor:

- C. Chang, M. van Dijk, U. Ruhrmair, and M. Tehranipour, Emerging Attacks and Solutions for Secure Hardware in the Internet of Things, IEEE Transactions on Dependable and Secure Computing (TDSC)
- IEEE Transactions on Multi-Scale Computing Systems, Special Issue on Hardware/Software Cross-Layer Technologies for Trustworthy and Secure Computing, Shiyun Hu (Michigan Technological University), Yier Jin (University of Central Florida), Mark M. Tehranipour (University of Connecticut), Kenneth Heffner (Honeywell)
- IET Computers and Digital Techniques, Special Issue on Hardware Security, Ilia Polian (U of Passau) and M. Tehranipour (UCONN), 2013-2014
- Special issue on "On-chip Structures for Smarter Silicon", IEEE Design & Test of Computers, Co-guest Editor: LeRoy Winemberg (Freescale Semiconductor), 2012
- IEEE Computer Society (CS) Computing Now on Hardware Security and Trust, September 2010
- IEEE Design & Test Special Issue on "Verifying Physical Trustworthiness of Integrated Circuits and Systems", Co-guest Editor: Farinaz Koushanfar (Rice University), 2009
- Special issue on "Test, Defect Tolerance, and Reliability of Nanoscale Devices", Journal of Electronic Testing: Theory and Applications (JETTA), 2007
- Special issue on "IR-Drop and power Supply Noise Effects on Design and Test of Very Deep Submicron Designs", IEEE Design & Test of Computers, Co-guest Editor: Ken Butler (Texas Instruments), 2008

### Tutorials

- IEEE International Hardware-Oriented Security and Trust (HOST), **Protecting Electronics Supply Chain from Design to Resign**, Washington DC, 2017
- International Test Conference (ITC), **Test Opportunities and Challenges for Secure Hardware and Verifying Trust in Integrated Circuits**, Dallas/Fort Worth, TX, 2016
- **Dagstuhl Seminar on Hardware Security**, Germany, Dagstuhl, 2016, Title: Hardware Security (<http://www.dagstuhl.de/de/programm/kalender/semhp/?semnr=16202>)
- International Test Conference (ITC), **Test Opportunities and Challenges for Secure Hardware and Verifying Trust in Integrated Circuits**, 2015
- Design Automation Conference (DAC), **Introduction to Hardware Security**, M. Potkonjak (UCLA), M. Tehranipour (UCONN), 2015
- IEEE International System-on-Chip Conference (SOCC), **Electronic Component Supply Chain Security: Threats, Challenges, and Solution**, M. Tehranipour (UCONN), 2014

- Design, Automation, and Test in Europe (DATE), **All You Need to Know About Hardware Trojans and Counterfeit ICs**, M. Tehranipoor and D. Forte (UCONN), 2014
- IEEE Conference on VLSI, 2014, **All You Need to Know About Hardware Trojans and Counterfeit ICs**, M. Tehranipoor and D. Forte (UCONN)
- IEEE International Reliability Physics Symposium (IRPS), 2013, **Chip to System Reliability Fundamentals**, M. Tehranipoor (UConn), Nemat Bidokhti (Cisco), and Bill Eklow (Cisco)
- International Test Conference (ITC), 2011, **Testing Low-Power Integrated Circuits: Challenges, Solutions, and Industry Practices**, Srivaths Ravi (Texas Instruments), M. Tehranipoor (UConn), and Rohit Kapur (Synopsys)
- International Test Conference (ITC), 2011, **High-Quality and Low-Cost Delay Testing for VDSM Designs: Challenges & Solutions**, M. Tehranipoor (UConn), Krish Chakrabarty (Duke University), and Jeff Rearick (AMD)
- Design Automation Conference (DAC), 2011, **Chip to System Reliability Fundamentals**, M. Tehranipoor (UConn), Nemat Bidokhti (Cisco), and Bill Eklow (Cisco)
- International Test Conference (ITC), 2010, **Testing Low-Power Integrated Circuits: Challenges, Solutions, and Industry Practices**, Srivaths Ravi (Texas Instruments), M. Tehranipoor (UConn), and Rohit Kapur (Synopsys)
- International Test Conference (ITC), 2010, **High-Quality and Low-Cost Delay Testing for VDSM Designs: Challenges & Solutions**, M. Tehranipoor (UConn), Krish Chakrabarty (Duke University), and Jeff Rearick (AMD)
- Design, Automation, and Test in Europe (DATE), 2010, **Testing Low-Power Integrated Circuits: Challenges, Solutions, and Industry Practices**, Srivaths Ravi (Texas Instruments), M. Tehranipoor (UConn), Rohit Kapur (Synopsys)
- International Conference on VLSI Design, Title: **High-Quality and Low-Cost Delay Test for VDSM Designs**, January 2009
- **IEEE MidWest Symposium on Circuits And Systems**, Title: High-Quality Delay Tests for Nanometer Technology Designs, August 2008

## Panelist

- Panelist, Global Electronic Supply Chain: What Can South East Asian do about it? IEEE AsianHOST, 2017
- Panelist: Internet of Things (IoT) and Automotive Security Workshop (IASW), 2017
- Panelist: NYU Alfred P. Sloan Foundation, Cybersecurity Lecture, with Wally Rhines, Chairman and CEO of Mentor Graphics, April 2017
- Panelist: International Workshop on Hardware Security, 2016, Title: Research Collaboration Opportunities in Hardware Security Areas
- Panelist: IEEE VLSI Test Symposium (VTS), 2016, Title: Test Challenges for Secure Hardware
- Panelist: International Symposium on Quality Electronic Design (ISQED), 2016, Title: Hardware and Systems Security Challenges in IoT Era
- Panelist: FIU Cybersecurity Conference, October, 2015

- Panelist: IEEE VLSI Test Symposium (VTS), 2015
- Panelist: IEEE S&P Symposium, San Jose, CA, May 2014
- Panelist: SRC STARSS, San Jose, CA, May 2014
- Panelist: Microprocessor Test and verification (MTV), Nov. 2013
- Panelist: IEEE North Atlantic Test Workshop (NATW), May 2013
- Panelist: Cisco innovation Test Conference (CITC), 2012
- Panelist: International Workshop on Defect and Adaptive Test Analysis (DATA), September 2011
- Panelist: International Test Conference (ITC), November 2010
- Panelist: IEEE Symposium on Hardware-Oriented Security and Trust (HOST), June 2010
- Panelist: International Test Conference (ITC), Nov. 2009
- Panelist: International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), October 2009
- Panelist: IEEE Workshop on RTL Testing (WRTL-08), Nov. 2008, Title: Power-Aware Testing in Integrated Circuits

**Special Session Organizer:**

- **Special Session**, Emerging Topics in Security and Trust I, International Test Conference (ITC), 2017 (Speakers: Brian Dupaix (AFRL), Patrick Schaumont (Virginia Tech), and An Chen (Semiconductor Research Corporation))
- **Special Session**, Emerging Topics in Security and Trust II, International Test Conference (ITC), 2017 (Domenic Forte (University of Florida), Jeyavijayan Rajendran (Texas A&M University), and Krishnendu Chakrabarty (Duke University))
- **Special Session**, Physical Attacks: Can Test Save Us? IEEE VLSI Test Symposium (VTS), 2017, Co-organized by Swarup Bhunia, University of Florida
- **Special Session 1**, IP Protection, IEEE Microprocessor Test and Verification, 2016
- **Special Session 2**, Test for Security and Trust, IEEE Microprocessor Test and Verification (MTV), 2016
- **Special Session**, Test for Security and Trust of Integrated Circuits, International Test Conference (ITC), 2016
- **Special Session**, IEEE VLSI Test Symposium (VTS), 2016, Title: Security Validation in IOT Space
- **Special Session**, IEEE VLSI Design, India, 2016, Title: New Topics in Hardware Security
- **Special Session**, IEEE Microprocessor Test and Verification Workshop (MTV), Austin, 2015, Title: New Directions in Hardware Security
- **HOT Topic Session on Counterfeit Electronics**, IEEE VLSI Test Symposium (VTS), May 2013 (with Prof. Ilija Poljan, University of Passau)

- **HOT Topic Session on Smart Silicon**, IEEE VLSI Test Symposium (**VTS**), May 2011 (with LeRoy Windemberg, Freescale Semiconductor)
- **Moderator, Roundtable on Hardware Security and Trust**, IEEE Design & Test Magazine, September/October 2011

**Panel Organizer/Moderator:**

- **Panel Organizer**, AsianHOST, Co-organized by Dr. Yousef Iskander, Technical Lead, Cisco
- **Panel Organizer**, Automotive Safety and Security: The Impending Challenges and Hopes on the Horizon, International Test Conference (**ITC**), 2017, Co-organized by Yervant Zorian, Vice President, Synopsys
- **Panel Organizer**, Test and Security for IoTs, International Test Conference (**ITC**), 2016
- **Panel Organizer**, IEEE International Verification and Security Workshop (**IVSW**), 2016, DFT vs. Security – Is it a Contradiction? How Can we Get the Best of Both World?
- **Panel Organizer and Moderator**, IEEE International Hardware-Oriented Security and Trust (HOST), 2016, IP Protection from Chip-to-System Using Reverse Engineering
- **Panel Organizer**, IEEE International Hardware-Oriented Security and Trust (HOST), 2016, Hardware-based System Security
- **Panel Organizer**, IEEE VLSI Test Symposium (**VTS**), 2016, Test Opportunities for Secure Hardware
- **Panel Organizer**, Design Automation Conference (DAC), 2013 (**Panel 1**: Advanced Node Reliability: Are we in Trouble?)
- **Panel Organizer**, Design Automation Conference (DAC), 2013 (**Panel 2**: Is Security the New Design Dimension?)
- **Panel Organizer/Moderator**, IEEE Hardware-Oriented Security and Trust (HOST), June 2012
- **Moderator**, Special Session on Smart Silicon, IEEE VLSI Test Symposium (**VTS**), May 2011
- **Panel Moderator**, Title: *Low Power Testing*, IEEE VLSI Test Symposium (**VTS**), May 2011
- **Panel Organizer**, Title: *Test and Diagnosis for Parametric Failures*, Int. Workshop on Defect and Data Driven Testing, (**D3T**), Nov. 2009
- **Panel Organizer**, Title: *Challenges in Test Data Collection and Analysis*, Int. Workshop on Defect and Data Driven Testing, (**D3T**), Oct. 2008
- **Panel Organizer**, Title: *Zero Defect (Zero DPPM): How can we get there?*, Int. Symposium on Defect and Fault Tolerance in VLSI Systems (**DFT**), Oct. 2008
- **Panel Organizer** (with Kee Sup Kim from Intel), Title: *Three Questions to Oracle (Data required for test engineers and researchers in academia)*, IEEE VLSI Test Symposium (**VTS**), 2006
- **Panel Organizer** (with Hank Walker, Texas A&M University), Title: *Process Variations + Systematic Defects: Can DBT Help?*, International Workshop on Defect-Based Testing (**DBT**), 2007.

**Proposal Reviewer/Panelist:**

- **National Science Foundation (NSF)**

- **Army Research Office (ARO)**
- **Hong Kong Foundation**
- **Sultanate Oman, Dean of Research**

**Membership:**

- Fellow, IEEE
- Golden Core Member, IEEE Computer Society
- Member, ACM
- Member, ACM SIGDA
- Member, TTTC
- Member, TTTC Middle East and Africa Group

**Program Committee Membership:**

- International Symposium on Research in Attacks, Intrusions and Defenses (RAID), 2017
- Microprocessor Test and Verification Workshop, 2012-present
- Smart City Security and Privacy (SCSP), 2016
- ASP-DAC, 2016
- IEEE International Symposium on Computer Architecture and Digital Design (CADSD), 2015
- IEEE Int. Symposium on VLSI Design and Test (VDATE), 2014-2015
- EDAA Outstanding Dissertation, European Design and Automation Association (EDAA), 2014-2015
- IEEE Latin American Test Workshop (LATW), 2015
- USENIX, 2014
- CSI International Symposium on Computer Architecture & Digital Systems (CADSD 2017)
- Design Automation Conference (DAC), 2011-2014, 2017
- International Symposium on Quality Electronic Design (ISQED), 2014
- TRUDEVICE Workshop on Test and Fault Tolerance for Secure Devices, 2014
- Design Automation Conference (DAC) Panel Committee, 2013
- IEEE Conference on Very Large Scale Integration (VLSI-SoC), 2012-present
- IEEE CS Annual Symposium on VLSI (ISVLSI), 2012-present
- International Test Conference (ITC)-Asia, 2017-present
- International Test Conference (ITC), 2011-present
- Design, Automation, and Test in Europe (DATE), 2009-2010, 2013, 2016-present
- European Test Symposium (ETS), 2010-present
- IEEE VLSI Test Symposium (VTS), 2009-present

- ACM SIGDA PhD DAC Forum, 2008-2011, 2015
- IEEE Workshop on RTL and High Level Testing (WRTLTL), 2009-2011
- ACM Great Lake Symposium on VLSI (GLSVLSI), 2008-present
- International Conference on Communication Theory, Reliability, and Quality of Service (CTRQ), 2008-2013
- IEEE Int. Workshop on Defect Based Testing (DBT), 2005-2010
- Int. Conference on Computer Design (ICCD), 2008-present
- North Atlantic Test Workshop (NATW) 2004-present
- IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), 2005-present
- International Design and Test Workshop (IDT), 2006-present
- International Symposium on Nanoscale Architectures (NanoArch), 2007-2010
- IEEE Int. On-Line Testing Symposium (IOLTS), 2009
- Int. Workshop on Impact of Low-Power Design on Test and Reliability, 2009-present
- Workshop on Unique Chips and Systems (UCAS), 2009
- IEEE Workshop on Design for Reliability and Variability (DRV), 2009

**Session Chair:**

- International Test Conference (ITC), 2015
- Design Automation Conference, 2015
- DMSMS, 2013
- International Test Conference (ITC), 2013
- Design Automation Conference (DAC), 2012
- Int. Workshop on Current and Defect-Based Testing (DBT), 2005
- Int. Workshop on Current and Defect-Based Testing (DBT'), 2005
- IEEE North Atlantic Test Workshop (NATW), 2006, 2007, 2008, 2009
- International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), 2006
- Design Automation Conference (DAC), 2007
- International Symposium on Nanoscale Architectures (NanoArch), 2008
- International Test Conference (ITC), 2006, 2008, 2009
- IEEE Workshop on RTL and High Level Testing (WRTLTL), 2008
- IEEE VLSI Test Symposium (VTS), 2010
- International Test Conference (ITC), 2013

**Session Coordinator:**

- International Test Conference (ITC), 2011

### **External Committee Membership:**

- NDIA Systems Security Engineering Committee

### **Additional Programs**

- Robust Design Program (<http://www.robust-designs.com/>)

### **Review Activity**

- National Science Foundation (NSF)
- Army Research Office (ARO)
- Oman, Sultan Ghaboos University Foundation, Dean of Research
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
- IEEE Transactions on Very Large Scale Integration Systems (TVLSI)
- IEEE Transactions on Computers
- ACM Journal on Emerging Technologies in Computing Systems (JETC)
- ACM Transactions on Design Automation of Electronic Devices (TODAES)
- International Journal of Computers and Applications
- IEEE Circuits, Devices & Systems
- IEEE Design & Test of Computers Magazine
- Journal of Low Power Electronics (JOLPE)
- IBM Journal of Research and Developments
- IEEE Communication Magazine
- IEEE International Test Conference (ITC)
- IEEE VLSI Test Symposium (VTS)
- IEEE Asian Test Symposium (ATS)
- IEEE North Atlantic Test Workshop (NATW)
- IEEE Workshop on Defect-Based Testing (DBT)
- IEEE International Conference on Microelectronics (ICM)
- Design Automation Conference (DAC)
- IEEE Symp. on Defect and Fault Tolerance in VLSI Systems (DFT)
- Great Lake Symposium on VLSI (GLS-VLSI)



## Publications

### Books

1. Swarup Bhunia and Mark M. Tehranipoor, “**Hardware Security: A Hands-on Learning Approach**”, Elsevier, Morgan Kaufmann imprint, 2018. [Upcoming]
2. M. Tehranipoor, D. Forte, G. Rose, and S. Bhunia, **Security Opportunities in Nano Devices and Emerging Technologies**, CRC Press, 2017.
3. S. Bhunia and M. Tehranipoor, **The Hardware Trojan War: Attacks, Myths, and Defenses**, Springer, 2017.
4. P. Mishra, S. Bhunia, and M. Tehranipoor, **Hardware IP Security and Trust: Validation and Test**, Springer, 2017.
5. D. Forte, S. Bhunia, and M. Tehranipoor, **Hardware Protection through Obfuscation**, Springer, 2017.
6. M. Tehranipoor, U. Guin, and D. Forte, **Counterfeit Integrated Circuits: Detection and Avoidance**, Springer, Dec. 2014
7. M. Tehranipoor, H. Salmani, and X. Zhang, **IC Authentication: Hardware Trojan and Counterfeit Detection**, Springer, Jan. 2014.
8. M. Tehranipoor and C. Wang, **Introduction to Hardware Security and Trust**, Springer, June 2011.
9. M. Tehranipoor, K. Peng, and K. Chakrabarty, **High-Quality Test and Diagnosis for Small Delay Defects**, Springer, July 2011.
10. M. Tehranipoor, **Emerging Nanotechnologies: Test, Defect Tolerance, and Reliability**, Springer, Dec., 2007.
11. M. Tehranipoor and N. Ahmed, **Nanometer Technology Designs: High-Quality Delay Tests**, Springer, Nov. 2007.

### Book Chapters

1. Q. Shi, D. Forte, and M. Tehranipoor, “**Deterrent Approaches Against Hardware Trojan Insertion**,” in *Hardware Trojan War*, Springer 2017.
2. S. Bhunia, A. Prasad Deb Nath, and M. Tehranipoor, “**Introduction to Hardware Trojans**,” in *Hardware Trojan War*, Springer 2017.
3. F. Rahman, A. Prasad Deb Nath, D. Forte, S. Bhunia, and M. Tehranipoor, “**Nano CMOS Logic-Based Security Primitive**,” in *Security Opportunities in Nano Devices and Emerging Technologies*, CRC Press, 2017.
4. H. Shen, F. Rahman, M. Tehranipoor, and D. Forte, “**Carbon-Based Novel Devices for Hardware Security**,” in *Security Opportunities in Nano Devices and Emerging Technologies*, CRC Press, 2017.
5. F. Rahman, A. Prasad Deb Nath, S. Bhunia, D. Forte, and M. Tehranipoor, “**Composition of Physical Unclonable Functions: From Device to Architecture**,” in *Security Opportunities in Nano Devices and Emerging Technologies*, CRC Press, 2017.

6. B. Shakya, X. Xu, N. Asadi, M. Tehranipoor, and D. Forte, “**Leveraging Circuit Edit for Low-Volume Trusted Nanometer Fabrication**,” in *Security Opportunities in Nano Devices and Emerging Technologies*, CRC Press, 2017.
7. U. Guin and M. Tehranipoor, **Obfuscation and Encryption for Securing Semiconductor Supply Chain** in *Hardware Protection through Obfuscation*, 2017.
8. Q. Shi, K. Xiao, D. Forte, and M. Tehranipoor, **Obfuscated Built-in Self Authentication** in *Hardware Protection through Obfuscation*, 2017.
9. T. Rahman, D. Forte, M. Tehranipoor, **Protection of Assets from Scan Chain Vulnerabilities through Obfuscation** in *Hardware Protection through Obfuscation*, 2017.
10. Z. Guo, M. Tehranipoor, and F. Forte, **Permutation based Obfuscation** in *Hardware Protection through Obfuscation*, 2017.
11. B. Shakya, M. Tehranipoor, S. Bhunia, and F. Forte, **Introduction to Hardware Obfuscation: Motivation, Methods and Evaluation** in *Hardware Protection through Obfuscation*, 2017.
12. Q. Shi, D. Forte and M. Tehranipoor, **Analyzing Circuit Layout to Probing Attack**, in *Hardware IP Security and Trust: Validation and Test*, 2017.
13. A. Nahiyani and M. Tehranipoor, **Code Coverage Analysis for IP Trust Verification**, in *Hardware IP Security and Trust: Validation and Test*, 2017.
14. H. Salmani and M. Tehranipoor, **Digital Circuits Vulnerability to Hardware Trojans**, in *Hardware IP Security and Trust: Validation and Test*, 2017.
15. A. Nahiyani, K. Xiao, D. Forte, and M. Tehranipoor, **Security Rule Check**, in *Hardware IP Security and Trust: Validation and Test*, 2017.
16. P. Mishra, S. Bhunia, and M. Tehranipoor, **Security and Trust Vulnerabilities in Third-Party IPs**, in *Hardware IP Security and Trust: Validation and Test*, 2017.
17. P. Mishra, S. Bhunia, and M. Tehranipoor, **The Future of Trustworthy Design**, in *Hardware IP Security and Trust: Validation and Test*, 2017.
18. K. Xiao, D. Forte, and M. Tehranipoor, **Circuit Timing Signature (CTS) for Detection of Counterfeit Integrated Circuits**, in *Secure System Design and Trustable Computing*, by *Chip Hong Chang and Miodrag Potkonjak*, 2014.
19. M. Tehranipoor and J. Lee, **Protecting IPs Against Scan-Based Side-Channel Attacks**, in *Introduction to Hardware Security and Trust*, Springer, March 2011.
20. M. Tehranipoor and J. Lee, **Protecting IPs Against Scan-Based Side-Channel Attacks**, in *Introduction to Hardware Security and Trust*, Springer, March 2011.
21. M. Tehranipoor, **Built-In Self-Test and Defect Tolerance for Molecular Electronics-Based NanoFabrics**, in *Robust Nano-Computing* by Chao Huang, Springer 2010.
22. M. Tehranipoor and B. Sunar, **Hardware Trojan Horses**, in *Towards Hardware Intrinsic Security: Foundation and Practice*, by Ahmad R. Sadeghi, Springer, 2010.
23. M. Tehranipoor and N. Ahmed, **Faster-than-at-speed Test for Detecting SDDs**, in *Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits* by S. Sandeep Goel and K. Chakrabarty, 2010.
24. K. Peng, M. Yilmaz, and M. Tehranipoor, **Path-Grading Considering Layout, Process Variations, and Crosstalk**, in *Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits* by S. Sandeep Goel and K. Chakrabarty, 2010.

25. M. Kassab and M. Tehranipoor, **Test for Power Management Systems**, in *Low Power Testable Design* by P. Girard, N. Nicolici, and X. Wen, Springer, 2009.
26. M. Tehranipoor, **Test and Defect Tolerance for Nanoscale Crossbar-based Circuits**, in *System on Chip Test Architectures: Nanometer Design for Testability*, by L.T. Wang, Charles Stroud and Nur Touba, Elsevier, Target Publication Date: Oct. 2007.
27. M. Tehranipoor and R. Rad, **Defect Tolerance for Reconfigurable Nanoscale Architectures**, in *Emerging Nanotechnologies: Test, Defect Tolerance, and Reliability*, by M. Tehranipoor, Springer, 2007.

## **Patents**

1. **Embedded ring oscillator network for integrated circuit security and threat detection**, 2014, M. Tehranipoor, X. Wang, X. Zhang, US 8850608 B2, WO 2012122309 A3 (**Grant**)
2. **Methods and Systems for Hardware Piracy Prevention**, 2014, M. Tehranipoor and N. Tuzzio, US9071428 B2 (**Grant**)
3. **Methods and Systems for Preventing Hardware Trojan Insertion**, M. Tehranipoor and K. Xiao, US20140283147 A1 (**Grant**)
4. **Photon-Counting Security Tagging and Verification Using Optically Encoded QR Codes**, B. Javidi, A. Markman, and M. Tehranipoor, US20150295711 A1 (**Grant**)
5. **Detection of Recovered Integrated Circuits**, 2014, M. Tehranipoor, N. Tuzzio, and X. Zhang, US 2014/0340112 A1, Publication number: 20140103344 (Application)
6. **Methods and Systems for Test Power Analysis**, 2014, M. Tehranipoor and W. Zhao, US20140365148 A1, Publication number: 20140365148 (Application)
7. **Circuit Edit and Obfuscation for Trusted Chip Fabrication**, 2016, M. Tehranipoor, D. Forte, and B. Shakya (Application)
8. **FORTIS: Establishing Forward Trust for Protecting IPs and ICs in Today's Complex Supply Chain**, 2016, M. Tehranipoor, D. Forte, and U. Guin (Application)
9. **UCR: An Unclonable Environmentally-Sensitive Chipless RFID Tag**, 2016, M. Tehranipoor, D. Forte, K. Yang, and H. Shen (Application)
10. **Layout-Driven Method to Assess Vulnerability of ICs to Microprobing Attacks**, 2017, M. Tehranipoor, D. Forte, N. Asadi, and Q. Shi (UF#16487; SLE ref. UF.1293P)
11. **Vanishing Via for Hardware IP Protection Against Reverse Engineering**, 2017, S. Bhunia, M. Tehranipoor, D. Forte, N. Asadi, and H. Shen (UF# 1294)
12. **Eco-system of Security Vulnerability Assessment from RTL to Layout**, G. Contreras, S. Bhunia, and M. Tehranipoor, Work Disclosure
13. **Side-channel Leakage Analysis for Power, EM, Fault, and Timing**, S. Bhunia, M. Tehranipoor, and Jungmin Park
14. **Micro-probing Vulnerability Analysis**, M. Tehranipoor, D. Fote and Q. Shi
15. **SecureHDL Framework for Vulnerability Analysis**, S. Bhunia, G. Contreras, D. Capecchi, H. Wang, and M. Tehranipoor

### Guest Editorials

1. S. Bhunia and M. Tehranipoor, First Ever Issue of HaSS Journal, Journal of Hardware and Systems Security (HaSS), March 2017.
2. S. Hu, Y. Jin, K. Heffner, and M. Tehranipoor, **Hardware/Software Cross-Layer Technologies for Trustworthy and Secure Computing**, IEEE TMSCS, 2016.
3. I. Polian and M. Tehranipoor, Special Issue on **Hardware Security**, Guest Editorial, IET Computers and Digital Techniques, 2015.
4. M. Tehranipoor and F. Koushanfar, "**Hardware Security and Trust**," Guest Editorial, IEEE Computer Society Computing Now (CN), September 2010.
5. M. Tehranipoor and F. Koushanfar, "**Confronting the Hardware Trustworthiness Problem**," Guest Editorial, IEEE Design and Test of Computers, Jan 2010.
6. M. Tehranipoor and K. Butler, "**IR-Drop and Power Supply Noise Effects on Design and Test of Very Deep Submicron Designs**," Guest Editorial, IEEE Design and Test of Computers, July 2007.
7. M. Tehranipoor, "**Test, Defect Tolerance and Reliability of Nanoscale Devices**," Guest Editorial, Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 23, No. 2/3, pp. 115-116, June 2007.

### Edited Conference Proceedings

1. S. Menon and M. Tehranipoor, Proceedings for IEEE Defect-Based Testing (**DBT**) Workshop, 2007.
2. N. Ahmed and M. Tehranipoor, Proceedings for IEEE Defect and Data Driven Testing (**D3T**) Workshop, 2008.
3. N. Ahmed and M. Tehranipoor, Proceedings for IEEE Defect and Data Driven Testing (**D3T**) Workshop, 2009.
4. D. Gizopolous, M. Tehranipoor, S. Tragoudas, Proceedings for IEEE Symposium on Defect and Fault Tolerance in VLSI Systems (**DFTS**), 2008.
5. D. Gizopolous, M. Tehranipoor, S. Tragoudas, Proceedings for IEEE Symposium on Defect and Fault Tolerance in VLSI Systems (**DFTS**), 2009.
6. J. Plusquellic and M. Tehranipoor, Proceedings for IEEE Symposium on Hardware-Oriented Security and Trust (**HOST**), 2008.
7. J. Plusquellic and M. Tehranipoor, Proceedings for IEEE Symposium on Hardware-Oriented Security and Trust (**HOST**), 2009.

### Journal Papers

1. K. Yang, D. Forte, and M. Tehranipoor, "**ReSC: An RFID-Enabled Solution for Defending IoT Supply Chain**," ACM Transactions on Design Automation of Electronic Systems (TODAES), 2017.
2. M. Alam, S. Choudhury, B. Park, D. Munzer, N. Maghari, M. Tehranipoor, and D. Forte, "**Challenges and Opportunities in Analog and Mixed Signal (AMS) Integrated Circuit (IC) Security**," Journal of Hardware and Systems Security (HaSS), 2017.
3. Z. Guo, X. Xu, T. Rahman, M. Tehranipoor, and D. Forte, "**SCARe: An SRAM based Countermeasure Against IC Recycling Framework**," IEEE Transactions on VLSI (TVLSI), 2017.

4. M. Alam, M. Tehranipour, and U. Guin, "**TSensors Vision, Infrastructure, and Security Challenges in Trillion Sensor Era**," Journal of Hardware and Systems Security (**HaSS**), 2017.
5. X. Wang, D. Zhang, M. He, and M. Tehranipour, "**Secure Scan and Test Using Obfuscation Throughout Supply Chain**," IEEE Transactions on Computer-Aided Design (TCAD), 2017.
6. E. Principe, N. Asadi, D. Forte, R. Chivas, M. DiBattista, and S. Silverman, "**Plasma FIB Deprocessing of Integrated Circuits from the Backside**," Electronic Device Failure Analysis (**EDFA**), 2017.
7. K. Yang, H. Shen, D. Forte, S. Bhunia, and M. Tehranipour, "**Hardware-Enabled Pharmaceutical Supply Chain Security**," ACM Transactions on Design Automation of Electronic Systems (**TODAES**), 2017.
8. T. Rahman, A. Hosey, J. Carrol, D. Forte, and M. Tehranipour, "**Systematic Correlation and Cell Neighborhood Analysis of SRAM-PUF for Robust and Unique Key Generation**," Journal of Hardware and Systems Security (**HaSS**), 2017.
9. F. Rahman, B. Shakya, X. Xu, D. Forte, and M. Tehranipour, "**Security Beyond CMOS: Fundamentals, Applications, and Roadmap**," IEEE Transactions on VLSI (TVLSI), 2017.
10. M. Sadi, G. Contreras, J. Chen, L. Winemberg, and M. Tehranipour, "**Design of Reliable SoCs with BIST Hardware and Machine Learning**," IEEE Transactions on VLSI (TVLSI), 2017.
11. H. Shen, F. Rahman, B. Shakya, X. Xu, M. Tehranipour, and M. Tehranipour, "**Poly-Si Based Physical Unclonable Functions**," IEEE Transactions on VLSI (TVLSI), 2017.
12. H. Wang, Q. Shi, D. Forte, M. Tehranipour, "**Probing Attacks on Integrated Circuits: Challenges and Research Opportunities**," IEEE Design & Test of Computers, 2017.
13. M. He and M. Tehranipour, "**An Access Mechanism for Embedded Sensors in Modern SoCs**," Journal of Electronics Testing: Theory and Applications (**JETTA**), 2017.
14. S. Ray, S. Bhunia, and M. Tehranipour, "**System-on-Chip Security: Design and Validation**," Proceedings of IEEE, 2017.
15. T. He, G. Contreras, D. Tran, L. Winemberg, and M. Tehranipour, "**Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications**," IEEE Transactions on VLSI (TVLSI), 2017.
16. M. Tehranipour, U. Guin, and S. Bhunia, "**Invasion of the Hardware Snatchers: Fake Hardware Could Open the Door to Malicious Malware and Critical Failure**," IEEE Spectrum, 2017.
17. B. Shakya, H. Salmani, D. Forte, S. Bhunia, and M. Tehranipour, "**Benchmarking of Hardware Trojans and Maliciously Affected Circuits**," Journal of Hardware and Systems Security (**HaSS**), 2017.
18. Z. Guo, J. Di, M. Tehranipour, and D. Forte, "**Obfuscation-based Protection Framework Against Printed Circuit Boards Unauthorized Operation and Reverse Engineering**," ACM Transactions on Design Automation of Electronic Systems (**TODAES**), 2017.
19. J. Wurm, Y. Jin, Y. Liu, S. Hu, K. Heffner, F. Rahman, and M. Tehranipour, "**Introduction to Cyber Physical System Security: A Cross-Layer Perspective**," IEEE Trans. on Multi-Scale Computing Systems (**TMSCS**), September 2017.
20. K. Yang, D. Forte, and M. Tehranipour, "**CDTA: A Comprehensive Solution for Counterfeit Detection, Traceability and Authentication in IoT Supply Chain**," ACM Transactions on Design Automation of Electronic Systems (**TODAES**), 2017.

21. M. Sadi, L. Winemberg, S. Kannan, and M. Tehranipoor, "**SoC Speed Binning Using Machine Learning and On-chip Slack Sensors**," IEEE Transactions on Computer-Aided Design (TCAD), vol. 36, issue 5, pp. 842-854, 2017.
22. X. Wang, P. Jiao, M. Sadi, L. Winemberg, and M. Tehranipoor, "**TRO: An On-chip Ring Oscillator Based GHz Transient IR-Drop Monitor**," IEEE Transactions on Computer-Aided Design (TCAD), vol. 36, issue 5, pp. 855-868, 2017.
23. U. Guin, S. Bhunia, D. Forte, and M. Tehranipoor, "**SMA: A System-Level Mutual Authentication for Protecting Electronic Hardware and Firmware**," Transactions on Dependable and Secure Computing (TDSC), pp. 265-278, May. 2017.
24. M. Alam, H. Shen, N. Asadi, M. Tehranipoor, and D. Forte, "**Impact of X-ray Tomography on the Reliability of Integrated Circuits**," IEEE Transaction on Device and Materials Reliability, vol. 7, Issue 1, March 2017.
25. N. Asadi, M. Tehranipoor, and D. Forte, "**PCB Reverse Engineering Using Non-destructive X-ray Tomography and Advanced Image Processing**," IEEE Transactions on Components, Packaging and Manufacturing Technology (TCPMT), Vol. 7, Issue 2, Feb. 2017.
26. K. Xiao, D. Forte, Y. Jin, R. Karri, S. Bhunia, and M. Tehranipoor, "**Hardware Trojans: Lessons Learned After One Decade of Research**," ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 22, Issue 1, Dec. 2016 (**made the 2016 most notable computing articles list, Computingreviews.com**).
27. N. Karimian, Z. Guo, M. Tehranipoor, and D. Forte, "**Highly Reliable Key Generation from Electrocardiogram (ECG)**," IEEE Transactions on Biomedical Engineering (TBME), Sep. 2016.
28. K. Xiao, A. Nahiyani, and M. Tehranipoor, "**Security Rule Checking in IC Design**," IEEE Computer Magazine, Vol. 49, Issue 8, Aug. 2016.
29. Y. Xie, C. Bao, C. Serafy, T. Lu, A. Srivastava, and M. Tehranipoor, "**Security and Vulnerability Implications of 3D ICs**," IEEE Trans. on Multi-Scale Computing Systems (TMSCS), Vol. 2, Issue 2, June 2016.
30. U. Guin, Q. Shi, D. Forte, and M. Tehranipoor, "**FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs**," ACM Transactions on Design Automation of Electronic Systems (TODAES), May 2016.
31. Q. Shi, X. Wang, L. Winemberg, and M. Tehranipoor, "**On-Chip Sensor Selection for Effective Speed-Binning**," Int. Journal on Analog Integrated Circuits and Signal Processing, Vol. 88, Issue 2, Aug. 2016.
32. H. Salmani and M. Tehranipoor, "**Vulnerability Analysis of a Circuit Layout to Hardware Trojan Insertion**," IEEE Transactions on Information Forensics & Security (TIFS), Vol. 11, Issue 6, June 2016.
33. M. Sadi and M. Tehranipoor, "**Design of a Network of Digital Sensor macros for Extracting Power Supply Noise Profile in SoCs**," IEEE Transactions on VLSI (TVLSI), Vol. 24, Issue 5, May 2016.
34. X. Wang, D. Zhang, D. Su, L. Winemberg, and M. Tehranipoor, "**A Novel Peak Power Supply Noise Measurement and Adaptation System for Integrated Circuits**," IEEE Transactions on VLSI (TVLSI), Vol. 24, Issue 5, May 2016.

35. T. Rahman, F. Rahman, D. Forte, and M. Tehranipoor, "**An Aging-Resistant RO-PUF for Reliable Key Generation**," IEEE Transactions on Emerging Topics in Computing (TETC), Vol. 4, Issue 3, July 2016.
36. U. Guin, D. Forte, and M. Tehranipoor, "**Design of Accurate Low-Cost On-Chip Structures for Protecting Integrated Circuits Against Recycling**," IEEE Transactions on VLSI (TVLSI), Vol. 24, Issue 4, April 2016.
37. S. Quadir, J. Chen, D. Forte, N. Asadi, S. Shahbaz, L. Wang, J. Chandy, and M. Tehranipoor, "**A Survey on Chip to System Reverse Engineering**," ACM Journal on Emerging Technologies in Computing Systems (JETC), Vol 13, Issue 1, Dec. 2016.
38. S. Kelly, X. Zhang, M. Tehranipoor, and A. Ferraiuolo, "**Detecting Hardware Trojans using On-chip Sensors in an ASIC Design**," Journal of Electronic Testing: Theory and Applications (JETTA), Vol. 31, Issue 1, Feb. 2015.
39. X. Wang, D. Tran, S. George, L. Winemberg, N. Ahmed, S. Palosh, L. Dobia, M. Tehranipoor, "**Aging Adaption in Integrated Circuits Using a Novel Built-In Sensor**," IEEE Transactions on CAD (TCAD), 2015.
40. K. Xiao, D. Forte, and M. Tehranipoor, "**A Novel Built-In Self-Authentication Technique to Prevent Inserting Hardware Trojans**," IEEE Transactions on CAD (TCAD), vol. 33, no. 12, pp. 1178-1791, 2014.
41. A. Tomita, X. Wen, Y. Sato, S. Kajihara, K. Miyase, S. Holst, P. Girard, M. Tehranipoor, L.T. Wang, "**On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST**," IEICE Transactions, vol. E97-D, no.10, pp.2706-2718. 2014.
42. U. Guin, K. Huang, D. DiMase, J. Carulli, M. Tehranipoor, Y. Makris, "**Counterfeit Integrated Circuits: A Rising Threat in the Global Semiconductor Supply Chain**," Proceedings of IEEE, vol. 102, no. 8, pp. 1207-1228, 2014.
43. Z. Collier, D. DiMase, S. Walters, M. Tehranipoor, J. Lambert, and I. Linkov, "**Risk-Based Cybersecurity Standards: Policy Challenges and Opportunities**," IEEE Computer Magazine, pp. 70-76, Jan. 2014.
44. U. Guin, D. DiMase, and M. Tehranipoor, "**Counterfeit Integrated Circuits: Detection, Avoidance, and the Challenges Ahead**," Journal of Electronic Testing: Theory and Applications (JETTA), vol. 30, no. 1, pp. 9-23, Feb. 2014 (**Most Downloaded Article in 2014**).
45. A. Markman, B. Javidi, and M. Tehranipoor, "**Photon-Counting Security Tagging and Verification Using Optically Encoded QR Codes**," IEEE Photonics Journal, vol. 6, no. 1, Feb. 2014.
46. U. Guin, D. DiMase, and M. Tehranipoor, "**A Comprehensive Framework for Counterfeit Defect Coverage Analysis and Detection Assessment**," Journal of Electronic Testing: Theory and Applications (JETTA), vol. 30, no. 1, pp. 25-40, Jan. 2014 (**6<sup>th</sup> Most Downloaded Article in 2014**).
47. J. Chen, S. Wang, and M. Tehranipoor, "**Critical-Reliability Path Identification and Delay Analysis**," ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 10, no. 2, Feb. 2014.
48. X. Zhang and M. Tehranipoor, "**Design of On-chip Light-weight Sensors for Effective Detection of Recycled ICs**," IEEE Transactions on VLSI (TVLSI), vol. 22, no. 5, pp. 1016-1029, May 2014.

49. S. Wang and M. Tehranipoor, "**A Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise in Integrated Circuits,**" IEEE Transactions on VLSI (TVLSI), vol. 22, no. 5, pp. 1030-1041, May 2014.
50. F. Bao, K. Peng, M. Tehranipoor, and K. Chakrabarty, "**Generation of Effective 1-Detect TDF Patterns for Detecting Small-Delay Defects,**" IEEE Transactions on CAD (TCAD), vol. 32, no. 10, pp. 1583-1594, Oct. 2013.
51. W. Zhao, J. Ma, M. Tehranipoor, and S. Chakravarty, "**Power-Safe Application of TDF Patterns to Flip-Chip Designs during Wafer Test,**" ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 18, no. 3, July 2013.
52. M. Li, A. Davoodi, and M. Tehranipoor, "**A Sensor-Assisted Self-Authentication Framework for Hardware Trojan Detection,**" IEEE Design & Test, pp. 74-82, Oct. 2013.
53. J. Villasenor and M. Tehranipoor, "**The Hidden Dangers of Chop Shop Electronics**" IEEE Spectrum, Sep. 2013.
54. K. Xiao, X. Zhang, and M. Tehranipoor, "**A Clock Sweeping Technique for Detecting Hardware Trojans Impacting Circuits Delay,**" IEEE Design & Test, vol. 30, no. 2, pp. 26-34, April 2013.
55. F. Bao, K. Peng, M. Yilmaz, K. Chakrabarty, L. Winemberg, and M. Tehranipoor, "**Efficient Pattern Generation for Small-Delay Defects Using Selection of Critical Faults,**" Journal of Electronic Testing: Theory and Applications (JETTA), vol. 29, no. 1, pp. 35-48, 2013.
56. K. Peng, M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**Crosstalk- and Process Variations-Aware High-Quality Tests for Small-Delay Defects,**" IEEE Transactions on VLSI (TVLSI), vol. 21, no. 6, pp. 1129-1142, 2012.
57. X. Zhang, A. Ferraiuolo, and M. Tehranipoor, "**Detection of Hardware Trojans using a Combined Ring Oscillator Network and Off-chip Transient-Power Analysis,**" ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 9, no. 3, 2012.
58. M. Abramovici, et. al., "**Protecting Against Hardware Trojan Attacks: Towards a Comprehensive Solution,**" IEEE Design & Test of Computers, vol. 30, no. 3, pp. 6-17, 2012.
59. W. Zhao, M. Tehranipoor, and S. Chakravarty, "**Ensuring Power-Safe Application of Test Patterns Using An Effective Gating Approach Considering Current Limits,**" Journal of Low Power Electronics (JOLPE), vol. 8, no. 2, pp. 235-247, 2012.
60. X. Wang, M. Tehranipoor, S. George, D. Tran and L. Winemberg, "**Design and Analysis of a Delay Sensor Applicable to Process/Environmental Variations and Aging Measurement,**" IEEE Transactions on VLSI (TVLSI), vol. 20, no. 8, pp. 1405-1418, 2012.
61. H. Salmani, W. Zhao, M. Tehranipoor, S. Chakravarty, P. Girard, and X. Wen, "**Layout-Aware Pattern Evaluation and Analysis for Power-Safe Application of TDF Patterns,**" Journal of Low Power Electronics (JOLPE), vol. 8, no. 2, pp. 248-258, 2012.
62. H. Salmani, M. Tehranipoor, and J. Plusquellic, "**A Novel Technique for Improving Hardware Trojan Detection and Reducing Trojan Activation Time,**" IEEE Transactions on VLSI (TVLSI), vol. 20, no. 1, pp. 112-125, 2012.
63. H. Salmani and M. Tehranipoor, "**A Layout-Aware Approach for Improving Localized Switching to Detect Hardware Trojans in Digital Integrated Circuits,**" IEEE Transactions on Information Forensics & Security (TIFS), vol. 7, no. 1, pp. 76-87, 2011



64. J. Ma, M. Tehranipoor, and P. Girard, "**A Layout-Aware Pattern Grading Procedure for Critical Paths Testing Considering Crosstalk and Power Supply Noise**," *Journal of Electronics Testing: Theory and Applications (JETTA)*, vol. 28, no. 2, pp. 201-214, 2012.
65. J. Ma and M. Tehranipoor, "**Layout-Aware Critical Path Delay Test under Maximum Power Supply Noise Effects**," *IEEE Transactions on CAD (TCAD)*, vol. 30, no. 12, pp. 1923-1934, 2011.
66. C. Lamech, R. Rad, J. Plusquellic, and M. Tehranipoor, "**An Experimental Analysis of Power and Delay Signal-to-Noise Requirements for Detecting Trojans and Methods for Achieving the Required Detection Sensitivities**," *IEEE Transactions on Information Forensics & Security (TIFS)*, vol. 6, no. 3, pp. 1170-1179, 2011.
67. M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**Adaptation and Evaluation of the Output-Deviations Metric to Target Small-Delay Defects in Industrial Circuits**," *IEEE Design and Test of Computers*, vol. 28, no. 2, pp. 52-61, 2011.
68. M. Tehranipoor, H. Salmani, X. Zhang, X. Wang, R. Karri, J. Rajendran, and K. Rosenfeld, "**Trustworthy Hardware: Trojan Detection Solutions and Design-for-Trust Challenges**," *IEEE Computer Magazine*, vol. 44, no. 7, pp. 66-74, 2010.
69. R. Karri and M. Tehranipoor, "**Trustworthy Hardware: Identifying and Classifying Hardware Trojans**," *IEEE Computer Magazine*, vol. 43, no. 10, pp. 39-46, 2010.
70. F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipoor, X. Wen, and N. Ahmed, "**A Comprehensive Analysis of Transition Fault Coverage and Test Power Dissipation for LOS and LOC Schemes**," *Journal of Low Power Electronics (JOLPE)*, vol. 6, no. 2, pp. 289-300, 2010.
71. M. Tehranipoor and F. Koushanfar, "**A Survey of Hardware Trojan Taxonomy and Detection**," *IEEE Design and Test of Computers*, vol. 27, no. 1, pp. 10-25, 2010.
72. N. Ahmed and M. Tehranipoor, "**A Novel IR-drop Tolerant Transition Delay Fault Test Pattern Generation Procedure**," *Journal of Low Power Electronics (JOLPE)*, vol. 6, no. 1, pp. 150-159, 2010.
73. M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**Test-Pattern Selection Small-Delay Defects in Very-Deep Submicron Integrated Circuits**," *IEEE Transactions on CAD*, vol. 29, no. 5, pp. 760-773, 2010.
74. M. Tehranipoor and K. Butler, "**Power Supply Noise: A Survey on Effects and Research**," *IEEE Design and Test of Computers*, vol. 27, no. 2, pp. 51-67, 2010.
75. N. Ahmed and M. Tehranipoor, "**A Novel Faster-than-at-speed Transition Delay Test Method Considering IR-drop Effects**," *IEEE Transactions on CAD*, vol. 28, no. 10, pp. 1573-1582, 2009.
76. J. Lee and M. Tehranipoor, "**Layout-Aware Transition-Delay Fault Pattern Generation with Evenly Distributed Switching Activity**," *Journal of Low Power Electronics (JOLPE)*, vol. 4, pp. 1-12, 2008.
77. R. Rad, J. Plusquellic, and M. Tehranipoor, "**A Sensitivity Analysis of Power Signal Methods for Detecting Hardware Trojans under Real Process and Environmental Conditions**," *IEEE Trans. on VLSI*, vol. 18, no. 12, pp. 1735-1744, 2010.
78. K. Miyase, X. Wen, H. Furukawa, Y. Yamato, S. Kajihara, P. Girard, L.-T. Wang, and M. Tehranipoor, "**High Launch Switching Activity Reduction in At-Speed Scan Testing using**

- CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme,**” IEICE Trans. Fundamentals/Commun./Electron/Inf. & Syst., vol. E93-D, no. 1, pp. 2-9 , 2010.
79. M. Tehranipour and R. Rad, “**Defect Tolerance for Nanoscale Crossbar-based Devices,**” IEEE Design & Test of Computers, vol. 25, no. 6, pp. 549-559, 2008.
  80. R. Rad and M. Tehranipour, “**SCT: A Novel Approach for Testing and Configuring Nanoscale Devices,**” ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 4, no. 3, pp. 370-377, 2008.
  81. M. Nourani, M. Tehranipour and N. Ahmed, “**Low-Transition Test Pattern Generation for BIST-Based Applications,**” IEEE Transactions on Computers, vol. 57, no. 3, pp. 303-315, March 2008.
  82. J. Lee, M. Tehranipour, C. Patel and J. Plusquellic, “**Securing Designs Against Scan-Based Side-Channel Attacks,**” IEEE Transactions on Dependable and Secure Computing (TDSC), vol. 4, no. 4, pp. 325-336, 2007.
  83. R. Rad and M. Tehranipour, “**Evaluating Area and Performance of a Hybrid FPGA with Nanoscale Clusters and CMOS Routing,**” ACM Journal on Emerging Technologies in Computing Systems (JETC), vol. 3, no. 3, 2007.
  84. M. ElShoukry and M. Tehranipour and C.P. Ravikumar, “**A Critical-Path Aware Partial Gating Approach for Test Power Reduction,**” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 12, issue 2, 2007.
  85. N. Ahmed, M. Tehranipour, C.P. Ravikumar and K. Butler, “**Local At-Speed Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers,**” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (CAD/ICAS), vol. 26, no. 5, pp. 896-906, 2007.
  86. M. Tehranipour and R. M.P. Rad, “**Built-In Self-Test and Recovery Procedures for Molecular Electronics-Based NanoFabrics,**” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (CAD/ICAS), vol. 26, no. 5, pp. 943-958, May 2007.
  87. N. Ahmed and M. Tehranipour, “**Improving Quality of Transition Delay Test Using Hybrid Scan-Based Technique,**” IEEE Design and Test of Computers, 2006.
  88. D. Acharyya, A. Singh, M. Tehranipour, C. Patel and J. Plusquellic, “**Quiescent Signal Analysis: a Multiple Supply Pad I<sub>DDQ</sub> Method,**” IEEE Design and Test of Computers, vol. 23, no. 4, pp. 278-293, 2006.
  89. M. Tehranipour, M. Nourani and K. Chakrabarty, “**Nine-Coded Compression Technique for Testing Embedded Cores in SoCs,**” IEEE Transactions on Very Large Scale Integration Systems (TVLSI), vol. 13, no. 6, pp. 719-731, June 2005.
  90. M. Nourani and M. H. Tehranipour, “**RL-Huffman Encoding for Test Compression and Power Reduction in Scan Application,**” ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 10, no. 1, pp. 91-115, Jan. 2005.
  91. M. H. Tehranipour, N. Ahmed and M. Nourani, “**Testing SoC Interconnects for Signal Integrity Using Extended JTAG Architecture,**” IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (CAD/ICAS), vol. 23, issue 5, pp. 800-811, May 2004.
  92. M. H. Tehranipour, S. M. Fakhraie, Z. Navabi and M. R. Movahedin, “**A Low-Cost At-Speed BIST Architecture for Embedded Processor and SRAM Cores,**” Journal of Electronic Testing: Theory and Applications (JETTA), vol. 20, pp. 155-168, April 2004.

93. M. H. Tehranipour, S. M. Fakhraie, M. Nourani, M. R. Movahedin and Z. Navabi, “**Embedded Test for Processor and Memory Cores in System-on-Chips**,” International Journal of Science and Technology, vol. 10, no. 4, pp. 486-494, Oct. 2003.

### Conference Papers

1. E. Principe, N. Asadi, D. Forte, M. Tehranipour, R. Chivas, M. DiBattista, S. Silverman, M. Marsh, N. Piche, J. Mastovich, “**Steps Toward Computational Guided Deprocessing of Integrated Circuits**,” GomacTech, 2018.
2. D. Capecci, G. Contreras, D. Forte, M. Tehranipour, and S. Bhunia, “**Automated SoC Security from Design to Fabrication**,” GomacTech, 2018.
3. S. Beiredy, N. Asadi, M. Tehranipour, D. Woodard, and D. Forte, “**Automated Detection of Counterfeit IC Defects Using Image Processing**,” GomacTech, 2018 (poster).
4. J. He, X. Guo, M. Tehranipour, and Y. Jin, “**Golden Chip Free Electromagnetic Simulation and Statistical Analysis for Hardware Security**,” GomacTech, 2018 (poster).
5. U. Botero, M. Tehranipour, and D. Forte, “**Downgrade: A Framework for Obsolescence Handling through Backwards Compatibility**,” GomacTech, 2018 (poster).
6. F. Rahman, M. Farmani, M. Tehranipour, and Y. Jin, “**Hardware-assisted Cybersecurity for IoT Devices**,” IEEE Microprocessor Test, Security, and Verification (MTV), 2017.
7. X. Wang, L. Yu, F. Rahman, and M. Tehranipour, “**IV-PUF: Interconnect Variations PUF with Self-Masking Circuit for Performance Enhancement**,” IEEE Microprocessor Test and Security Conference (MTV), 2017.
8. S. Choudhury, X. Xu, M. Tehranipour, and D. Forte, “**Aging-Resistant RO PUF with Increased Reliability in FPGA**,” Int. Conference on Reconfigurable Computing and FPGAs (Reconfig), 2017.
9. A. Chhotaray, A. Nahiyani, T. Shrimpton, D. Forte, and Mark Tehranipour, “**Standardizing Bad Cryptographic Practice - A teardown of the IEEE standard for protecting electronic-design intellectual property**,” ACM Conference on Computer and Communication Security (CCS), 2017.
10. X. Wang, Y. Guo, T. Rahman, D. Zhang, and M. Tehranipour, “**DOST: Dynamically Obfuscated Wrapper for Split Test against IC Piracy**,” IEEE Asian Hardware-Oriented Security and Trust Symposium (AsianHOST), 2017. **Received Best Paper Award.**
11. Z. Guo, X. Xu, M. Tehranipour, and D. Forte, “**MPA: Model-assisted PCB Attestation via Board-level RO and Temperature Compensation**,” IEEE Asian Hardware-Oriented Security and Trust Symposium (AsianHOST), 2017.
12. K. Yang, H. Shen, D. Forte, and M. Tehranipour, “**A Split Manufacturing Approach for Unclonable Chipless RFIDs for Pharmaceutical Supply Chain Security**,” IEEE Asian Hardware-Oriented Security and Trust Symposium (AsianHOST), 2017.
13. E.L. Principe, N. Asadizanjani, D. Forte, M. Tehranipour, R. Chivas, M. DiBattista, S. Silverman, M. Marsh, J. Mastovich, J. Odum, “**Steps Towards Automated Deprocessing of Integrated Circuits**,” International Symposium on Test and Failure Analysis (ISTFA), 2017. **Received Outstanding Paper Award.**

14. A. Nahiyani, M. Sadi, R. Vittal, G. Contreras, D. Forte, and M. Tehranipoor, "**Hardware Trojan Detection Through Information Flow Security Verification**," International Test Conference (ITC), 2017.
15. X. Xu, B. Shakiya, M. Tehranipoor, and D. Forte, "**Novel Bypass Attack and BDD-based Tradeoff Analysis Against all Known Logic Locking Attacks**," Conference on Cryptographic Hardware and Embedded Systems (CHES), 2017.
16. Z. Guo, M. Tehranipoor, and D. Forte, "**Memory-based Counterfeit IC Detection Framework**," SRC TECHCON, 2017.
17. A. Nahiyani, D. Forte, and M. Tehranipoor, "**Framework for Automated and Systematic Security Assessment of Modern SoCs**," SRC TECHCON, 2017.
18. J. Park, M. Corba, A. E. de la Serna, R. Vigeant, M. Tehranipoor, and S. Bhunia, "**ATAVE: A Framework for Automatic Timing Attack Vulnerability Evaluation**," IEEE Mid-West Symposium on Circuits and Systems (MWSCAS), 2017.
19. S. Amir, B. Shakiya, D. Forte, M. Tehranipoor, and S. Bhunia, "**Comparative Analysis of Hardware Obfuscation for IP Protection**," ACM Great Lake Symposium on VLSI (GLS-VLSI), 2017.
20. Q. Shi, K. Xiao, D. Forte, and M. Tehranipoor, "**Securing Split Manufactured ICs with Wire Lifting Obfuscated Built-In Self-Authentication**," ACM Great Lake Symposium on VLSI (GLS-VLSI), 2017.
21. M. Sadi, S. Kannan, and M. Tehranipoor, "**Design of a Digital IP for 3D-IC Die-to-Die Clock Synchronization**," IEEE International Symposium on Circuits & Systems (ISCAS), 2017.
22. Z. Guo, M. Tehranipoor, and D. Forte, "**FFD: A Framework for Fake Flash Detection**," Design Automation Conference (DAC), 2017.
23. T. Bryant, S. Chowdhury, D. Forte, M. Tehranipoor and N. Maghari, "**A Stochastic All-Digital Weak Physically Unclonable Function for Analog/Mixed-Signal Applications**," IEEE Int. Symposium on Hardware-Oriented Security and Trust (HOST), 2017.
24. N. Karimian, M. Tehranipoor, and D. Forte, "**Non-Fiducial PPG-based Authentication for Healthcare Application**," Engineering in Medicine and Biology Conference (EMBC), 2017.
25. N. Karimian, M. Tehranipoor, and D. Forte, "**Noise Assessment Framework for Optimizing ECG Key Generation**," International Conference on Technologies for Homeland Security, 2017.
26. D. Zhang, X. Wang, T. He, and M. Tehranipoor, "**A Novel Dynamic Obfuscation Scan Design for Protecting IPs against Scan-Based Attack**," IEEE VLSI Test Symposium (VTS), 2017.
27. Q. Shi, N. Asadi, D. Forte, and M. Tehranipoor, "**Layout-based Microprobing Vulnerability Assessment for Security Critical Applications**," GOMACTech, 2017.
28. N. Karimian, Z. Guo, M. Tehranipoor, and D. Forte, "**Human Recognition from Photoplethysmography (PPG) Based on Non-fiducial Features**," IEEE International Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2017.
29. G. K. Contreras, A. Nahiyani, S. Bhunia, D. Forte, M. Tehranipoor, "**Security Vulnerability Analysis of Design-for-Test Exploits for Asset Protection in SoCs**," Asia and South Pacific Design Automation Conference (ASP-DAC), 2017.
30. R. Karam, T. Hoque, S. Ray, M. Tehranipoor, S. Bhunia, "**MUTARCH: Architectural Diversity for FPGA Device and IP Security**," Asia and South Pacific Design Automation Conference (ASP-DAC), 2017.

31. Z. Guo, M. Tehranipoor, and D. Forte, "**Aging Attacks for Key Extraction on Permutation-Based Obfuscation**," IEEE Asian Hardware-Oriented Security and Trust (**AsianHOST**), 2016.
32. T. Rahman, D. Forte, X. Wang, and M. Tehranipoor, "**Enhancing Noise Sensitivity of Embedded SRAMs for Robust True Random Number Generation in SoCs**," IEEE Asian Hardware-Oriented Security and Trust (**AsianHOST**), 2016.
33. R. Karam, T. Hoque, S. Ray, M. Tehranipoor and S. Bhunia, "**Robust Bitstream Protection in FPGA-based Systems through Low-Overhead Obfuscation**," **ReConFig** 2016.
34. M. Sadi, G. Contreras, D. Tran, J. Chen, L. Winemberg, and M. Tehranipoor, "**BIST-RM: BIST-Assisted Reliability Management of SoCs Using On-Chip Clock Sweeping and Machine Learning**," International Test Conference (**ITC**), 2016.
35. M. Alam, M. Tehranipoor, and D. Forte, "**Recycled FPGA Detection using Exclusive LUT Path Delay Characterization**," International Test Conference (**ITC**), 2016.
36. T. Bryant, S. Chowdhury, D. Forte, M. Tehranipoor, and N. Maghari, "**A Stochastic Approach to Analog Physical Unclonable Function**," IEEE Midwest Symposium on Circuits and Systems (**MWSCAS**), 2016.
37. B. Shakya, N. Asadi, D. Forte, and M. Tehranipoor, "**Chip Editor: leveraging Circuit Edit for Logic Obfuscation and Trusted Fabrication**," IEEE International Conference on Computer-Aided Design (**ICCAD**), 2016.
38. N. Karimian, D. Woodard, M. Tehranipoor, and D. Forte, "**Biometrics for Authentication in Resource-Constrained Systems**," Annual International Conference of the IEEE Engineering in Medicine and Biology Society (**EMBC**), 2016.
39. G. Contreras and M. Tehranipoor, "**Fault Deterministic Vector Analysis and Seed Extraction for LBIST**," SRC TECHCON, 2016. **Received Best in Session Award.**
40. M. He and M. Tehranipoor, "**Test-Point Insertion Efficiency Analysis for LBIST Applications**," SRC TECHCON, 2016.
41. M. Sadi and M. Tehranipoor, "**BIST-Assisted In-field Aging Reliability Management of SoCs Using On-Chip Clock Sweeping and Machine Learning**," SRC TECHCON, 2016. **Received Best in Session Award.**
42. T. Rahman, D. Forte, and M. Tehranipoor, "**SRAM Inspired Design and Optimization for Developing Robust Security Primitives**," SRC TECHCON, 2016. **Received Best in Session Award.**
43. N. Asadizanjani, D. Forte, and M. Tehranipoor, "**Non-destructive Bond Pull and Ball Shear Failure Analysis Based on Real Structural Properties**," Int. Symposium on Testing and Failure Analysis (**ISTFA**), 2016.
44. N. Asadizanjani, H. Chen, B. Shakya, D. Forte, S. Bhunia, and M. Tehranipoor, "**A New Methodology to Protect PCBs from Non-destructive Reverse Engineering**," Int. Symposium on Testing and Failure Analysis (**ISTFA**), 2016.
45. N. Asadizanjani, S. Gattigowda, N. Dunn, D. Forte, and M. Tehranipoor, "**A Database for Counterfeit Electronics and Automatic Defect Detection Based on Image processing and Machine Learning**," Int. Symposium on Testing and Failure Analysis (**ISTFA**), 2016.
46. S. Ray, S. Bhunia, Y. Jin, and M. Tehranipoor, "[Extended Abstract] **Security Validation in IoT Space**," IEEE VLSI Test Symposium (**VTS**), 2016.

47. H. Shen, F. Rahman, B. Shakya, M. Tehranipoor, and D. Forte, “**Selective Enhancement of Randomness at the Materials Level: Poly-Si Based Physical Unclonable Functions (PUFs)**,” IEEE Computer Society Annual Symposium on VLSI (ISVLSI) 2016.
48. T. Li, J. Di, M. Tehranipoor, D. Forte, and L. Wang, “**Tracking Data Flow at Gate-Level through Structural Checking**,” ACM GLS-VLSI, 2016.
49. A. Zaghi and Mark Tehranipoor, “**Major Observations from a Specialized REU Program for Engineering Students with ADHD**,” American Society for Engineering Education (ASEE), 2016.
50. F. Rahman, D. Forte, and Mark Tehranipoor, “**Reliability vs. Security: Challenges and Opportunities for Developing Reliable and Secure Integrated Circuits**,” International Reliability Physics Symposium (IRPS), 2016.
51. M. Sadi and M. Tehranipoor, “**BIST-Assisted Reliability Management of SoC Using On-chip Clock Sweeping and Machine Learning**,” IEEE Reliability Innovations Conference (IRIC), 2016 (extended abstract).
52. K. Yang, D. Forte, and M. Tehranipoor, “**UCR: An Unclonable Chipless RFID Tag**,” IEEE Symposium on Hardware-Oriented Security and Trust (HOST), 2016.
53. Q. Shi, N. Asadi, D. Forte, and M. Tehranipoor, “**A Layout-driven Framework to Assess Vulnerability of ICs to Microprobing Attacks**,” IEEE Symposium on Hardware-Oriented Security and Trust (HOST), 2016. **(Best Paper Award)**
54. Z. Guo, T. Rahman, M. Tehranipoor, and D. Forte, “**A Zero-cost Approach to Detect Recycled SoC Chips Using Embedded SRAM**,” IEEE Symposium on Hardware-Oriented Security and Trust (HOST), 2016. **(Best Paper Nominate)**
55. A. Nahiyani, K. Xiao, K. Yang, D. Forte, Y. Jin, and M. Tehranipoor, “**AVFSM: A Framework for Identifying and Mitigating Vulnerabilities in FSMs**,” Design Automation Conference (DAC), 2016.
56. Z. Guo, N. Karimian, M. Tehranipoor, and D. Forte, “**Hardware Security Meets Biometrics for the Age of IoT**,” Int. Symposium on Circuits and Systems (ISCAS), 2016.
57. T. Meade, Y. Jin, M. Tehranipoor, S. Zhang, “**Gate-Level Netlist Reverse Engineering for Hardware Security: Control Logic Register Identification**,” Int. Symposium on Circuits and Systems (ISCAS), 2016.
58. L. Yu, X. Wang, P. Jiao, A. Chen, D. Su, L. Winemberg, M. Sadi, and M. Tehranipoor, “**An Efficient All-Digital Alarmer for DVFS-based SOC**,” Int. Symposium on Circuits and Systems (ISCAS), 2016.
59. L. Wu, X. Wang, D. Su, A. Chen, Q. Shi, and M. Tehranipoor, “**AES Design Improvement Toward Information Safety**,” Int. Symposium on Circuits and Systems (ISCAS), 2016.
60. M. He, G. Contreras, M. Tehranipoor, D. Tran, and L. Winemberg, “**Test Point Insertion Efficiency Analysis for LBIST Applications**,” IEEE VLSI Test Symposium (VTS), 2016.
61. T. Meade, S. Zhang, M. Tehranipoor, and Y. Jin, “**A Comprehensive Netlist Reverse Engineering Toolset for IC Trust**,” GomacTech, 2016.
62. N. Asadi, S. Shahbazi, D. Forte, and M. Tehranipoor, “**Nondestructive X-ray Tomography Based Bond Pull and Ball Shear Analysis**,” GomacTech, 2016.
63. Z. Guo, N. Karimian, M. Tehranipoor, and D. Forte, “**Biometric Based Human-to-Device (H2D) Authentication**,” GomacTech, 2016.

64. M. Alam, N. Asadi, S. Shahbazi, D. Forte, and M. Tehranipoor, "**The Impact of X-ray Tomography on the Reliability of FPGAs**," GomacTech, 2016.
65. B. Shakya, F. Rahman, M. Tehranipoor, and D. Forte, "**Security in Nanoscale Regime – A Perspective Paper**," IEEE Microprocessor Test and Verification (MTV), 2015.
66. K. Ahi, N. Asadi, M. Tehranipoor, and M. Anwar, "**Authentication of electronic components by time domain THz Techniques**," Connecticut Microelectronic Symposium (CMOC), 2015 (extended abstract).
67. K. Yang, D. Forte, and M. Tehranipoor, "**Protecting Endpoint Devices in IoT Supply Chain**," International Conference on Computer-Aided Design (ICCAD), 2015.
68. Q. Shi, R. Tekumalla, and M. Tehranipoor, "**Concurrent Testing of Logic and Memory, and Detection of Memory Functional Paths in SOCs**," International Test Conference, 2015 (invited).
69. B. Shakya, U. Guin, M. Tehranipoor, and D. Forte, "**Performance Optimization for On-Chip Sensors to Detect Recycled ICs**," IEEE Int. Conference on Computer Design (ICCD), 2015.
70. T. Rahman, F. Rahman, D. Forte, and M. Tehranipoor, "**A Pair Selection Algorithm for Robust RO-PUF Against Environmental Variations and Aging**," IEEE Int. Conference on Computer Design (ICCD), 2015.
71. G. Contreras, L. Winemberg, M. Tehranipoor, and N. Ahmed, "**Predictive LBIST Model and partial ATPG for Seed Extraction**," IEEE Defect and Fault Tolerant Systems (DFTS), 2015.
72. S. Chen, J. Chen, D. Forte, J. Di, M. Tehranipoor, and L. Wang, "**Chip Level Anti-reverse Engineering using Transformable Interconnects**," IEEE Defect and Fault Tolerant Systems (DFTS), 2015.
73. N. Asadi, S. Shahbaz, M. Tehranipoor, and D. Forte, "**Non-destructive PCB Reverse Engineering Using X-ray Micro Computed Tomography**," Int. Symposium for Testing and Failure Analysis (ISTFA), 2015.
74. H. Dogan, N. Asadi, S. Shahbaz, D. Forte, and M. Tehranipoor, "**Analyzing the Impact of X-ray Tomography for Non-destructive Counterfeit Detection**," Int. Symposium for Testing and Failure Analysis (ISTFA), 2015.
75. K. Ahi, N. Asadi, S. Shahbaz, M. Tehranipoor, and M. Anwar, "**Terahertz Characterization of Electronic Components and Comparison of Terahertz Imaging with X-ray Imaging Techniques**," Terahertz Physics, Devices, and Systems, 2015.
76. K. Yang, D. Forte, and M. Tehranipoor, "**ReSC: RFID-enabled Supply Chain Management and Traceability for Network Devices**," RFID Security, 2015.
77. T. Rahman, D. Forte, and M. Tehranipoor, "**Robust SRAM-PUF: Cell Stability Analysis and Novel Bit-Selection Algorithm**," TECHCON, 2015.
78. M. Sadi and M. Tehranipoor, "**An Efficient Speed Binning Methodology for SoC Using On-chip Slack Sensors and Machine Learning**," TECHCON, 2015.
79. J. Chandy, et. al, "**Hardware Hacking: An Approach to Trustable Computing Systems Security Education**," The Colloquium for Information Systems Security Education (CISSE). Las Vegas, June 2015.
80. Z. Guo, J. Di, M. Tehranipoor, and D. Forte, "**Investigation of Obfuscation-based Anti-Reverse Engineering for Printed Circuit Boards**," Design Automation Conference (DAC), 2015.

81. M. Sadi, X. Wang, L. Winemberg, and M. Tehranipoor, "**Speed Binning using Machine Learning and On-chip Slack Sensors**," ACM Great Lake Symposium on VLSI (GLSVLSI), 2015.
82. M. Sadi and M. Tehranipoor, "**Timing Slack Extraction for SoC Reliability Monitoring with Robust Digital Sensor IP and Sensor Insertion Flow**," IEEE Reliability Innovations Conference (IRIC), 2015 (extended abstract).
83. T. Rahman, A. Hosey, K. Xiao, D. Forte, and M. Tehranipoor, "**Cell Stability Analysis and Novel Bit-Selection Algorithm for Robust SRAM-PUF**," Connecticut Microelectronic Symposium (CMOC), 2015 (extended abstract).
84. M. Sadi and M. Tehranipoor, "**A Robust Multipurpose Digital Sensor IP for In-situ Path Timing Slack Monitoring in SOCs**," IEEE VLSI Test Symposium (VTS), 2015.
85. K. Xiao, D. Forte, and M. Tehranipoor, "**Efficient and Secure Split Manufacturing via Obfuscated Built-In Self-Authentication**," IEEE Hardware-Oriented Security and Trust (HOST), 2015. (**Best Paper Award**)
86. K. Yang, D. Forte, and M. Tehranipoor, "**An RFID-based Technology for Electronic Component and System Counterfeit Detection and Traceability**," IEEE International Conference on Technologies for Homeland Security (HST), 2015.
87. G. Contreras, M. Tehranipoor, N. Ahmed, L. Winemberg, and Y. Zhao, "**LBIST Pattern Reduction by Learning ATPG Test Cube Properties**," International Symposium on Quality Electronic Design (ISQED), 2015.
88. S. Quadir, N. Asadi, D. Forte, and M. Tehranipoor, "**Rapid Non-destructive Reverse Engineering of Printed Circuit Boards by High Resolution X-ray Tomography**," GOMACTech, 2015.
89. T. Rahman, A. Hosey, F. Rahman, D. Forte, and M. Tehranipoor, "**RePa: A Pair Selection Algorithm for Reliable Keys from RO-based PUF**," GOMACTech, 2015.
90. H. Dogan, D. Forte, and M. Tehranipoor, "**Aging Analysis for Recycled FPGA Detection**," GOMACTech, 2015.
91. M. Sadi, Z. Conroy, B. Eklow, M. Kamm, N. Bidokhti, and M. Tehranipoor, "**An All-Digital Distributed Sensor Network Based Framework for Continuous Noise Monitoring and Timing Failure Analysis in SOCs**" IEEE Asian Test Symposium (ATS), pp. 269-274, 2014.
92. A. Hosey, T. Rahman, K. Xiao, D. Forte, and M. Tehranipoor, "**Advanced Analysis of Cell Stability for Reliable SRAM PUFs**," IEEE Asian Test Symposium (ATS), pp. 348-358, 2014.
93. H. Dogan, D. Forte, and M. Tehranipoor, "**Aging Analysis for Recycled FPGA Detection**," IEEE Int. Symposium on Defect and Fault Tolerance Symposium (DFTS), pp. 171-76, 2014.
94. M. He and M. Tehranipoor, "**SAM: A Comprehensive Mechanism for Accessing Embedded Sensors in Modern SoCs**," IEEE Int. Symposium on Defect and Fault Tolerance Symposium (DFTS), pp. 240-246, 2014.
95. T. Rahman, D. Forte, Q. Shi, G. Contreras, and M. Tehranipoor, "**CSST: Preventing Distribution of Unlicensed and Rejected ICs by Untrusted Foundry and Assembly**," IEEE Int. Symposium on Defect and Fault Tolerance Symposium (DFTS), pp. 46-51, 2014.
96. M. Sadi and M. Tehranipoor, "**A SOC Noise Monitoring and Diagnosis with Fully Digital On-Chip Distributed Sensor Network**," SRC TECHCON 2014.



97. G. Contreras and M. Tehranipoor, "**Improving LBIST Pattern Quality and Test Point Reduction**," SRC TECHCON 2014.
98. Q. Shi, X. Wang, L. Winemberg, and M. Tehranipoor, "**On-Chip Sensor Selection for Effective Speed-Binning**," IEEE Mid-West Symposium on Circuits and Systems (MWSCAS), Oct. 2014.
99. S. Shahbaz, D. Forte, and M. Tehranipoor, "**Advanced Physical Inspection Methods for Counterfeit Detection**," Int. Symposium for Testing and Failure Analysis (ISTFA), pp. 1073-1076, 2014 (**Best Paper Candidate**).
100. S. Shahbaz, D. Forte, and M. Tehranipoor, "**Advanced Physical Inspection Techniques for Counterfeit IC Detection**," Calce Symposium on Counterfeit Electronics and Supply Chain, pp. 55-64, 2014.
101. G. Contreras, N. Ahmed, L. Winemberg, and M. Tehranipoor, "**TAME-TPI: A Timing-Aware Metric for Efficient Test Point Insertion and Area Overhead Reduction**," IEEE North Atlantic Test Workshop (NATW), 2014.
102. T. Rahman, D. Forte, Q. Shi, G. Contreras, and M. Tehranipoor, "**CSST: An Efficient Secure Split-Test for Preventing IC Piracy**," IEEE North Atlantic Test Workshop (NATW), pp. 43-47, 2014.
103. X. Wang, L. Winemberg, A. Haggag, J. Chayachinda, A. Saluja and M. Tehranipoor, "**Fast Aging Degradation Rate Prediction During Production Test**," International Reliability Physics Symposium (IRPS), pp. 6B.5.1-6B.5.5, 2014.
104. M. Sadi and M. Tehranipoor, "**On-Chip Sensors for Chip Timing Failure Analysis**", Connecticut Symposium on Microelectronics and Optoelectronics (CMOC), 2014.
105. M. Sadi, Z. Conroy, M. Kamm, B. Eklow, N. Bidokhti and M. Tehranipoor "**System on Chip Noise Reliability Testing and Monitoring with Light-Weight Fully Digital Embedded Sensor Network**" IEEE International Reliability Innovation Conference (IRIC), 2014.
106. K. Xiao, T. Rahman, D. Forte, M. Tehranipoor, M. Su, and Y. Huang, "**Bit Selection Algorithm Suitable for High Volume Production of SRAM PUF**," IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), pp. 101-106, 2014.
107. T. Rahman, K. Xiao, D. Forte, X. Zhang, Z. Shi, and M. Tehranipoor, "**TI-TRNG: Technology Independent True Random Number Generator**," Design Automation Conference (DAC), 2014.
108. U. Guin, X. Zhang, D. Forte, and M. Tehranipoor, "**Low-Cost On-Chip Structures for Combating Die and IC Recycling**," Design Automation Conference (DAC), 2014.
109. J. Chen, L. Winemberg, and M. Tehranipoor, "**Identification of Testable Representative Paths for Low-Cost Verification of Circuit Performance During Manufacturing Tests and in the Field**," IEEE VLSI Test Symposium (VTS), 2014.
110. S. Hamdiui, G. Di Natalie, G. van Battum, J. Danger, F. Smailbegovic, and M. Tehranipoor, "**Hacking and Protecting IC Hardware**," Design, Automation, and Test in Europe (DATE), 2014.
111. T. Rahman, D. Forte, M. Tehranipoor, and J. Fahrny, "**ARO-PUF: An Aging-Resistant Ring-Oscillator PUF Design**," Design, Automation, and Test in Europe (DATE), pp. 1-6, 2014.
112. K. Xiao, T. Rahman, D. Forte, M. Tehranipoor, Y. Huang, and M. Su, "**Low-cost Analysis of SRAM PUFs for Identification of Mass-Produced Electronic Devices**," GOMACTech, 2014.

113. U. Guin, D. Forte, D. DiMase, and M. Tehranipoor, "**Counterfeit IC Detection: Test Method Selection Considering Test Time, Cost, and Tier Level Risk,**" GOMACTech, 2014.
114. U. Guin, D. Forte, and M. Tehranipoor, "**Low-cost On-Chip Structures for Combating Die and IC Recycling,**" GOMACTech, 2014.
115. N. Bidokhti, M. Tehranipoor, J. Chen, and J. Lee, "**Life After Failure,**" Reliability and Maintainability Symposium (RAMS), 2014.
116. U. Guin, D. Forte, and M. Tehranipoor, "**Anti-Counterfeit Techniques: From Design to Resign,**" IEEE Microprocessor Test Verification (MTV), pp. 89-94, 2013.
117. J. Chen and M. Tehranipoor, "**Critical Paths Selection and Test Cost Reduction Considering Process Variations,**" IEEE Asian Test Symposium (ATS), pp. 259 - 264, 2013.
118. F. Bao, H. Chen, and M. Tehranipoor, "**Worst-case Critical-Path Delay Analysis Considering Power-Supply Noise,**" IEEE Asian Test Symposium (ATS), pp. 37-42, 2013.
119. A. Tomita, X. Wen, Y. Sato, S. Kajihara, P. Girard, M. Tehranipoor, and L.T. Wang, "**On Achieving Capture Power Safety in At-speed Scan-based Logic BIST,**" IEEE Asian Test Symposium (ATS), pp. 19-24, 2013.
120. U. Guin and M. Tehranipoor, "**CDIR: Low-Cost Combating Die/IC Recycling Structures,**" DMSMS, 2013 (Invited)
121. U. Guin, D. DiMase, and M. Tehranipoor, "**CDC: Counterfeit Defect Coverage Analysis,**" DMSMS, 2013 (Invited)
122. A. Mazady, H. Chi Chou, M. Tehranipoor and M. Anwar, "**Terahertz Spectroscopy: A Technology Platform for the Detection of Counterfeit Electronics,**" DMSMS, 2013 (Invited)
123. U. Guin, T. Chakraborty, and M. Tehranipoor, "**Novel DFTs for Circuit Initialization to Reduce Functional Fmax Test Time,**" IEEE Int. Conference on Computer Design (ICCD), 2013. ??
124. H. Salmani, M. Tehranipoor, and R. Karri, "**Trust Benchmark and Design Vulnerability Analysis,**" IEEE Int. Conference on Computer Design (ICCD), 2013 (poster).
125. G. Contreras, T. Rahman, and M. Tehranipoor, "**Secure Split-Test for Preventing IC Piracy by Untrusted Foundry and Assembly,**" Int. Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), pp. 196-203, 2013.
126. H. Salmani and M. Tehranipoor, "**Analyzing Circuit Vulnerability to Hardware Trojan Insertion at the Behavioral Level,**" Int. Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), pp. 190-195, 2013.
127. Q. Shi, J. Chen, and M. Tehranipoor, "**Silicon Data Based Delay Analysis and PDF Pattern Generation for Advanced Technology Node,**" SRC TECHCON, September 2013.
128. M. Tehranipoor, "**An All-in-One Anti-Counterfeiting Technology for Integrated Circuits,**" Symposium on Counterfeit Electronic Parts and Electronic Supply Chain, 2013.
129. Q. Shi, X. Wang, L. Winemberg, and M. Tehranipoor, "**Experimental Analysis of Variations' Impact on Integrated Circuits Performance in Advanced Technology Nodes,**" North Atlantic Test Workshop (NATW), 2013.
130. U. Guin, T. Chakraborty, and M. Tehranipoor, "**Novel DFTs for Circuit Initialization to Reduce Functional Fmax Test Time,**" North Atlantic Test Workshop (NATW), 2013.

131. U. Guin and M. Tehranipour, "**On Selection of Counterfeit IC Detection Methods**," North Atlantic Test Workshop (NATW), 2013.
132. K. Xiao and M. Tehranipour, "**Built-In Self-Authentication for Preventing Hardware Trojan Insertion**," Int. IEEE Symposium on Hardware-Oriented Security and Trust (HOST), pp. 45-50, 2013.
133. X. Zhang, K. Xiao, M. Tehranipour, J. Rajendran, and R. Karri, "**A Study on the Effectiveness of Trojan Detection Techniques using a Red Team Blue Team Approach**," IEEE VLSI Test Symposium (VTS), 2013.
134. G. Contreras and M. Tehranipour, "**ATPG Learning BIST for Increasing Pattern Effectiveness**," IEEE International Reliability Innovation Conference (IRIC), 2013.
135. J. Chen and M. Tehranipour, "**Efficient Skew Reduction for Clock Tree Design Considering NBTI and Process Variation**," IEEE International Reliability Innovation Conference (IRIC), 2013.
136. M. Tehranipour and U. Guin, "**Counterfeit Detection Technology Assessment**," GOMACTech-2013.
137. M. Tehranipour and K. Xiao, "**BISA: Built-In Self-Authentication to Prevent Insertion of Trojans by Untrusted Foundry**," GOMACTech-2013.
138. J. Chen and M. Tehranipour, "**A Novel Flow for Reducing Clock Skew Considering NBTI Effect and Process Variations**," Int. Symposium on Quality Electronics Design (ISQED), pp. 327-334, 2013.
139. W. Zhao and M. Tehranipour, "**PowerMAX: Fast Power Analysis During Test**," IEEE Asian Test Symposium (ATS), pp. 227-232, 2012 (*invited*).
140. S. Wang and M. Tehranipour, "**Representative Critical Reliability Paths for Low-Cost and Accurate On-Chip Aging Evaluation**," Int. Conf. on Computer-Aided Design (ICCAD), pp. 736-741, 2012.
141. A. Ferraiuolo, X. Zhang, and M. Tehranipour, "**Experimental Analysis of a Ring Oscillator Network for Hardware Trojan Detection in a 90nm ASIC**," Int. Conf. on Computer-Aided Design (ICCAD), pp. 37-42, 2012.
142. X. Wang, D. Tran, S. George, L. Winemberg, N. Ahmed, S. Palosh, A. Dobin, and M. Tehranipour, "**Radic: A standard-cell Based Sensor for On-Chip Aging and Flip-Flop Metastability Measurements**," Int. Test Conference (ITC), pp. 1-9, 2012.
143. X. Wen, Y. Nishida, K. Miyase, S. Kajihara, P. Girard, M. Tehranipour, and L.T. Wang, "**On Pinpoint Capture Power Management in At-Speed Scan Test Generation**," Int. Test Conference (ITC), pp. 1-10, 2012.
144. X. Zhang, K. Xiao, and M. Tehranipour, "**Path-Delay Fingerprinting for Identification of Recovered ICs**" in Proc. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), pp. 13-18, 2012. **Received Best Student Paper Award**
145. M. Tehranipour, "**SST: Secure Split-Test for Preventing IC Piracy and Easy Detection**," DMSMS & Standardization, pp. 1-8, 2012.
146. N. Murphy, U. Guin, and M. Tehranipour, "**Counterfeit Detection Technology Assessment**," DMSMS & Standardization, 2012.

147. X. Zhang, N. Tuzzio, and M. Tehranipoor, "**Identification of Recovered ICs using Fingerprints from a Light-Weight On-Chip Sensor**," Design Automation Conference (DAC), pp. 703-708, 2012.
148. S. Wang, Q. Shi, J. Chen, and M. Tehranipoor, "**On-Chip Structures and Test Methodologies for Analyzing Performance Degradation in Modern Designs**," SRC TECHCON, 2012.
149. N. Tuzzio, Kan Xiao, X. Zhang, and M. Tehranipoor, "**A Zero-Overhead IC Identification Technique using Clock Sweeping and Path Delay Analysis**," IEEE GLSVLSI, pp. 95-98, 2012.
150. S. Wang and M. Tehranipoor, "**TSUNAMI: "A Light-Weight On-Chip Structure for Measuring Timing Uncertainty Induced by Noise during Functional and Test Operations**," IEEE GLSVLSI, pp. 183-188, 2012.
151. J. Chen, S. Wang, and M. Tehranipoor, "**Efficient Selection and Analysis of Critical—Reliability Paths and Gates**," IEEE GLS-VLSI, pp. 45-50, 2012.
152. M. Tehranipoor, "**Combating IC Recovery for Improving Reliability and Security of Digital Integrated Circuits**," IEEE Int. Reliability Innovations Conference (IRIC), 2012 (*Extended Abstract*).
153. M. Tehranipoor and N. Bidokhti, "**Timing Analysis and On-Chip Measurement Considering Aging**," IEEE Int. Reliability Innovations Conference (IRIC), 2012 (*Extended Abstract*).
154. W. Zhao, S. Chakravarty, J. Ma, N. Devta-Prasanna, F. Yang, M. Tehranipoor, "**A Novel Method for Fast Identification of Peak Current during Test**," IEEE VLSI Test Symposium (VTS), pp. 191-196, 2012.
155. X. Zhang, N. Tuzzio, and M. Tehranipoor, "**CDR: Combating Die Recovery**," GOMACTech, Las Vegas, 2012.
156. M. Li, A. Davoodi, and M. Tehranipoor, "**A sensor-assisted self-authentication framework for hardware Trojan detection**", in Proc. Design, Automation, and Test in Europe (DATE), pp. 74-82, 2012.
157. X. Zhang, N. Tuzzio, and M. Tehranipoor, "**Red Team Design of Intelligent Hardware Trojans with Known Defense Schemes**," Int. Conference on Computer Design (ICCD), pp. 309-312, 2011.
158. F. Bao, K. Peng, K. Chakrabarty, and M. Tehranipoor, "**On Generation of 1-Detect TDF Pattern Set with Significantly Increased SDD Coverage**," IEEE Asian Test Symposium (ATS), pp. 120-125, 2011.
159. H. Salmani, W. Zhao, M. Tehranipoor, S. Chakravarty, P. Girard, X. Wen, "**Layout-Aware Pattern Evaluation and Analysis for Power-Safe Application of TDF Patterns**," IEEE LPonTR, pp. 248-258, 2011.
160. F. Wu, L. Dilillo, A. Bosio, P. Girard, M. Tehranipoor, K. Miyase, X. Wen, N. Ahmed, "**Mapping Test Power to Functional Power Through Smart X-Filling for LOS Scheme**," IEEE LPonTR, 2011.
161. J. Chen and M. Tehranipoor, "**On-Chip Structures and Methodologies for Reliable Circuit Design**," Poster, SRC TECHCON, 2011.
162. S. Wang, L. Winemberg, and M. Tehranipoor, "**In-Field Aging Measurement and Calibration for Power-Performance Optimization**," in Proc. Design Automation Conference (DAC), pp. 706-711, 2011.

163. W. Zhao and M. Tehranipoor, "**Peak Power Identification on Power Bumps During Test Application**," Low Power SOC Workshop (LPSOC), pp. 1-3, 2011 (*Invited*).
164. X. Zhang and M. Tehranipoor, "**Case Study: Detecting Hardware Trojans in Third-Party Digital IP Cores**," Int. IEEE Hardware-Oriented Security and Trust (HOST), pp. 67-70, 2011.
165. F. Bao, K. Peng, M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**Critical Fault-Based Pattern Generation for Screening Small Delay Defects**," in proc. European Test Symposium (ETS), pp. 1177-182, 2011.
166. S. Wang and M. Tehranipoor, "**Aging Measurement and Calibration for Nanoscale VLSI Circuit**," Connecticut Symposium on Microelectronics and Optoelectronics (CMOC), 2011 (*Invited*).
167. J. Chen and M. Tehranipoor, "**Timing Analysis for Nanometer VLSI Designs Considering Aging Effects**," Connecticut Symposium on Microelectronics and Optoelectronics (CMOC), 2011 (*Poster*).
168. X. Zhang and M. Tehranipoor, "**RON: An On-chip Ring Oscillator Network for Hardware Trojan Detection**," Design, Automation, and Test in Europe (DATE), pp. 1-6, 2011.
169. F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipoor, K. Miyase, X. Wen, and N. Ahmed, "**Power Reduction Through X-filling of Transition Fault Test Vectors for LOS Testing**," in Design & Technology of Integrated Systems (DTIS), pp. 1-6, 2011.
170. W. Zhao, S. Chakravarty, and M. Tehranipoor, "**Power-Safe Test Application Using An Effective Gating Approach Considering Current Limits**," IEEE VLSI Test Symposium (VTS), pp. 160-165, 2011.
171. K. Peng, F. Bao, G. Shofner, L. Winemberg, and M. Tehranipoor, "**Case Study: Efficient SDD Test Generation for Very Large Integrated Circuits**," IEEE VLSI Test Symposium (VTS), pp. 78-83, 2011.
172. J. Ma, N. Ahmed, and M. Tehranipoor, "**Low-Cost Diagnostic Pattern Generation and Evaluation Procedures for Noise-Related Failures**," IEEE VLSI Test Symposium (VTS), pp. 309-314, 2011.
173. X. Wen, K. Enokimoto, K. Miyase, Y. Yamato, M. Kohte, S. Kajihara, P. Girard, M. Tehranipoor, "**Power-Aware Test Generation with Guaranteed Launch Safety for At-Speed Scan Testing**," IEEE VLSI Test Symposium (VTS), pp. 166-171, 2011.
174. M. Tehranipoor, "**Verifying Trustworthiness of Integrated Circuits**," GOMACTech, 2011 (*Invited*).
175. J. Chen, S. Wang, N. Bidokhti, and M. Tehranipoor, "**A Framework for Fast and Accurate Critical-Reliability Paths Identification**," IEEE North Atlantic Test Workshop (NATW), 2011.
176. F. Bao, K. Peng, K. Chakrabarty, L. Winemberg, and M. Tehranipoor, "**Increasing SDD Coverage without Increasing Pattern Count**," IEEE North Atlantic Test Workshop (NATW), 2011.
177. N. Reddy, S. Wang, L. Winemberg, and M. Tehranipoor, "**Experimental Analysis for Aging in Integrated Circuits**," IEEE North Atlantic Test Workshop (NATW), 2011.
178. J. Ma, M. Tehranipoor, O. Sinanoglu, and S. Almkhaizim, "**Identification of IR-drop Hotspots in Defective Power Distribution Network Using TDF ATPG**," Int. Workshop on Design and Test (IDT), pp. 122-127, 2010.

179. M. Tehranipoor, "**Dealing with Reliability and Variability Issues in Nanometer Technology Designs**," Connecticut Symposium on Microelectronics and Optoelectronics (CMOC), 2010 (*Invited*).
180. H. Salmani, M. Tehranipoor, and J. Plusquellic, "**A Layout-Aware Approach for Improving Localized Switching to Detect Hardware Trojans in Integrated Circuits**," IEEE International Workshop on Information Forensics and Security (WIFS), pp. 1-6, 2010.
181. W. Zhao, J. Ma, M. Tehranipoor, and S. Chakravarty, "**Power-Safe Application of Transition Delay Fault Patterns Considering Current Limit during Wafer Test**," IEEE Asian Test Symposium (ATS), pp. 301-306, 2010.
182. K. Peng, M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**A Noise-Aware Hybrid Method for SDD Pattern Grading and Selection**," IEEE Asian Test Symposium (ATS), pp. 331-336, 2010.
183. S. Goel, K. Chakrabarty, M. Yilmaz, K. Peng, and M. Tehranipoor, "**Circuit Topology-Based Test Pattern Generation for Small-Delay Defects**," IEEE Asian Test Symposium (ATS), pp. 307-312, 2010.
184. F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipoor, J. Ma, W. Zhao, X. Wen, "**Analysis of Power Consumption and Transition Fault Coverage for LOS and LOC Testing Schemes**," DDECS, pp. 376-381, 2010.
185. X. Wang and M. Tehranipoor, "**Low-Cost On-Chip Structures for Measuring NBTI Effects, Variations, Path Delay, and Noise**," SRC TECHCON, Poster Presentation, 2010.
186. F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipoor, K. Miyase, X. Wen, and N. Ahmed, "**Power reduction Through X-filling of Transition Fault Vectors for LOS Testing**," International Workshop on the Impact of Low Power design on Test and Reliability (LPonTR), pp. 1-6, 2010.
187. J. Ma and M. Tehranipoor, "**A Low-Cost Diagnostic Procedure for Parametric Failures Caused by Pattern-Induced Noises**," SRC TECHCON, Poster Presentation, 2010.
188. K. Peng, Y. Huang, W. T. Cheng, and M. Tehranipoor, "**Full-Circuit SPICE Simulation Based Validation of Dynamic Delay Estimation**," European Test Symposium (ETS), pp. 101-106, 2010.
189. J. Ma, J. Lee, N. Ahmed, P. Girard, and M. Tehranipoor, "**Pattern Grading for Testing Critical Paths Considering Power Supply Noise and Crosstalk Using a Layout-Aware Quality Metric**," Great-Lake Symposium on VLSI (GLS-VLSI), pp. 127-130, 2010.
190. K. Peng, J. Thibodeau, M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**A Novel Hybrid Method for SDD Pattern Grading and Selection**," IEEE VLSI Test Symposium (VTS), pp. 45-50, 2010.
191. K. Peng, M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**High-Quality Pattern Selection for Screening Small-Delay Defects Considering Process Variations and Crosstalk**," Design, Automation, and Test in Europe (DATE), pp. 1426-1431, 2010.
192. X. Wang and M. Tehranipoor, "**Novel Physical Unclonable Function Based on Process and Environmental Variations**," Design, Automation, and Test in Europe (DATE), pp. 1065-1070, 2010.
193. K. Peng, Y. Huang, R. Guo, W. T. Cheng, and M. Tehranipoor, "**Emulating and Diagnosing IR-Drop by Using Dynamic SDF**," ASP-DAC, pp. 511-516, 2010.
194. X. Wang, M. Tehranipoor, and R. Datta, "**A Novel Architecture for On-Chip Path Delay Measurement**," International Test Conference (ITC), pp. 1-10, 2009.

195. J. Ma, J. Lee, and M. Tehranipoor, "**Extended Abstract: Developing a Novel Quality Metric for Path-Delay Fault Pattern Evaluation**," IEEE Int. Workshop on Defect and Data Driven Testing (**D3T**), 2009.
196. K. Peng, Y. Huan, W. T. Cheng, and M. Tehranipoor, "**Efficient Modeling of IR-Drop Using Dynamic SDF for Test and Diagnosis**," IEEE Workshop on RTL and High Level Testing (**WRTL**), 2009.
197. K. Peng, M. Yilamaz, K. Chakrabarty, and M. Tehranipoor, "**Efficient Pattern Grading for Small Delay Defects in Digital Integrated Circuits**," IEEE North Atlantic Test Workshop, May 2009 (**Received Best Paper Award**).
198. H. Salmani, M. Tehranipoor, and J. Plusquellic, "**New Design Strategy for Improving Hardware Trojan Detection and Reducing Trojan Activation Time**," IEEE Workshop on Hardware-Oriented Security and Trust (**HOST**), pp. 67-73, 2009.
199. J. Ma, J. Lee, and M. Tehranipoor, "**Layout-Aware Pattern Generation for Maximizing Supply Noise Effects on Critical Paths**," in Proc. IEEE VLSI Test Symposium (**VTS**), pp. 221-226, 2009.
200. J. Ma, J. Lee, and M. Tehranipoor, "**Layout-Aware Pattern Generation for Critical Paths Considering Supply Voltage Noise**," Poster Presentation, SRC TECHCON, Austin, TX, 2009 (**Received Best in Session Award**).
201. H. Furukawa, X. Wen, K. Miyase, Y. Yamoto, S. Kajihara, P. Girard, L.T. Wang, M. Tehranipoor, "**CTX: A Clock-Gating-Based Test Relaxation and X-Filling Scheme for Reducing Yield Loss Risk in At-Speed Testing**," IEEE Asian Test Symposium (**ATS**), pp. 197-402, 2008.
202. M. tehranipoor, "**ATPG for Increased Test Quality and In-Field Reliability**," DRV Workshop, 2008 (Invited).
203. J. Ma, J. Lee, M. Tehranipoor, X. Wen, A. Crouch, "**Identification of IR-drop Hot-spots in Defective Power Distribution Network Using TDF ATPG**," in Proc. Int. Workshop on Defect and Data Driven Testing (**D3T**), 2008.
204. X. Wang, M. Tehranipoor, and R. Datta, "**Path-RO: A Novel On-Chip Critical Path Delay Measurement Under Process Variations**," International Conference on Computer-Aided Design (**ICCAD**), pp. 640-646, 2008.
205. R. Rad, X. Wang, J. Plusquellic, and M. Tehranipoor, "**Taxonomy of Trojans and Methods of Detection for IC Trust**," International Conference on Computer-Aided Design (**ICCAD**), Nov. 2008.
206. X. Wang, H. Salmani, M. Tehranipoor, and J. Plusquellic, "**Hardware Trojan Detection and Isolation Using Current Integration and Localized Current Analysis**," International Symposium on Fault and Defect Tolerance in VLSI Systems (**DFT**), pp. 87-95, Oct. 2008.
207. X. Wang, M. Tehranipoor, and R. Datta "**Accurate On-Chip Path Delay Measurement**," Texas Instruments Symposium on Test (**TIST**), Aug. 2008
208. J. Lee and M. Tehranipoor, "**A Novel Test Pattern Generation Framework for Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths**," IEEE International Test Conference (**ITC**), pp. 1-10, Oct. 2008.
209. M. Yilmaz, K. Chakrabarty and M. Tehranipoor, "**Interconnect-Aware and Layout-Oriented Test-Pattern Selection for Small-Delay Defects**," IEEE International Test Conference (**ITC**), pp. 1-10, Oct. 2008.

210. J. Ma, J. Lee, and M. Tehranipoor, "**Power Distribution Failure Analysis Using Transition-Delay Fault Pattern Generation**," Poster presentation at IEEE International Test Conference (ITC), Oct. 2008.
211. X. Wang, M. Tehranipoor, and R. Datta "**Path-RO: On-Chip Critical Path Delay Measurement Under Process Variations**," IEEE North Atlantic Test Workshop (NATW), May 2008 (**Received Best Paper Award**).
212. J. Ma, J. Lee, M. Tehranipoor, and A. Crouch "**Test Pattern Generation for Open Defects in Power Distribution Networks**," IEEE North Atlantic Test Workshop (NATW), May 2008.
213. J. Lee, S. Narayan, and M. Tehranipoor, "**Low-Power Transition-Delay Fault Pattern Generation**," IEEE North Atlantic Test Workshop (NATW), May 2008 (**Received Honorable Mention for Best Paper Award**).
214. X. Wang, M. Tehranipoor, and J. Plusquellic, "**Detecting Malicious Inclusions in Secure Hardware: Challenges and Solutions**," IEEE Int. Hardware-Oriented Security and Trust (HOST), pp. 15-19, 2008.
215. R. Rad, J. Plusquellic, and M. Tehranipoor, "**Sensitivity Analysis to Hardware Trojans using Power Supply Transient Signals**," IEEE Int. Hardware-Oriented Security and Trust (HOST), pp. 3-7, 2008.
216. J. Lee and M. Tehranipoor, "**LS-TDF: Low Switching Transition Delay Fault Test Pattern Generation**," in Proc. IEEE VLSI Test Symposium (VTS), pp. 227-232, 2008.
217. M. Yilmaz, K. Chakrabarty, and M. Tehranipoor, "**Test Grading and Pattern Selection for Small Delay Defects**," in Proc. IEEE VLSI Test Symposium (VTS), pp. 233-239, 2008.
218. J. Lee, S. Narayan, M. Kapralos, and M. Tehranipoor, "**Layout-aware, IR-drop Tolerant Transition Fault Pattern Generation**," in Proc. Design, Automation, and Test in Europe (DATE), pp. 1172-1177, 2008.
219. J. Lee, K. Peng, and M. Tehranipoor, "**Inducing Maximum Crosstalk Effects on Delay-Sensitive Paths**," Poster presentation, SRC TECHCON, Austin, TX, 2008.
220. M. Yilmaz, K. Chakrabarty and M. Tehranipoor, "**Test Pattern Grading for Small Delay Defects**," Int. Workshop on Defect-Based Testing (DBT'07), 2007.
221. R. Helinski, J. Plusquellic and M. Tehranipoor, "**Small Delay Defect Detection Using Self-Relative Timing Bounds**," Int. Workshop on Defect-Based Testing (DBT'07), 2007.
222. J. Lee and M. Tehranipoor, "**Delay Fault Testing in Presence of Maximum Crosstalk**," 16th IEEE North Atlantic Test Workshop (NATW'07), Boxborough, MA, 2007.
223. N. Ahmed, M. Tehranipoor and V. Jayaram, "**IR-drop Tolerant Transition Delay Fault Testing**," 16th IEEE North Atlantic Test Workshop (NATW'07), Boxborough, MA, 2007.
224. N. Ahmed, M. Tehranipoor and V. Jayaram, "**Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design**," in Proc. Design Automation Conference (DAC'07), pp. 533-538, 2007.
225. N. Ahmed, M. Tehranipoor and V. Jayaram, "**Supply Voltage Noise Aware ATPG for Transition Delay Faults**," in Proc. IEEE VLSI Test Symposium (VTS'07), pp. 179-186, 2007.
226. N. Ahmed and M. Tehranipoor, "**Supply Voltage Noise Aware ATPG for Transition Delay Faults**," TECHCON, Austin, TX 2007.



227. N. Ahmed, M. Tehranipoor and V. Jayaram, "**Improving ATPG and Pattern Selection for Screening Small Delay Defects,**" IEEE Int. Workshop on Current and Defect Based Testing (**DBT'06**), 2006.
228. J. Plusquellic, D. Acharyya, A. Singh, M. Tehranipoor and C. Patel, "**Multiple Supply Pad IDDQ\_based Defect Detection Techniques Applied to Hardware Test Chips,**" IEEE Int. Workshop on Current and Defect Based Testing (**DBT'06**), 2006.
229. J. Plusquellic, D. Acharyya, A. Singh, M. Tehranipoor and C. Patel, "**Triangulating to a Defect's Physical Coordinates Using Multiple Supply Pad IDDQs: Test Chip Results,**" in Proc. International Symposium for Testing and Failure Analysis Conference (**ISTFA'06**), pp. 36-42, 2006.
230. N. Ahmed, M. Tehranipoor and V. Jayaram, "**A Novel Framework for Faster-than-at-Speed Delay Test Considering IR-Drop Effects,**" in Proc. Int. Conf. on Computer-Aided Design (**ICCAD'06**), pp. 198-203, 2006.
231. R. M. Rad and M. Tehranipoor, "**A Hybrid FPGA Using Nanoscale Cluster and CMOS Scale Routing,**" in Proc. Design Automation Conference (**DAC'06**), pp. 727-730, 2006.
232. N. Ahmed, M. Tehranipoor and V. Jayaram, "**Timing-Based Delay Test for Screening Small Delay Defects,**" in Proc. Design Automation Conference (**DAC'06**), pp. 320-325, 2006 (**Best Paper Award Candidate**).
233. R. M. Rad and M. Tehranipoor, "**A Reconfiguration-based Defect Tolerance Method for Nanoscale Devices,**" in Proc. Int. Symposium on Defect and Fault Tolerance of VLSI Systems (**DFT'06**), pp. 107-118, 2006.
234. R. M. Rad and M. Tehranipoor, "**SCT: An Approach for Testing and Configuring Nanoscale Devices,**" in Proc. IEEE VLSI Test Symposium (**VTS'06**), pp. 372-377, 2006.
235. J. Lee, M. Tehranipoor and J. Plusquellic, "**A Low-Cost Solution for Protecting IPs Against Side-Channel Scan-Based Attacks,**" In Proc. IEEE VLSI Test Symposium (**VTS'06**), pp. 94-99, 2006.
236. R. M. Rad and M. Tehranipoor, "**Test Time and Defect Map Analysis of PLA and LUT-Based Nano-Architectures,**" IEEE North Atlantic Test Workshop (**NATW'06**), 2006.
237. N. Ahmed, M. Tehranipoor and V. Jayaram, "**A Case Study of IR-Drop Effects during Faster-than-at-Speed Delay Test,**" IEEE North Atlantic Test Workshop (**NATW'06**), 2006.
238. J. Plusquellic, D. Acharyya, A. Singh, M. Tehranipoor and C. Patel, "**Triangulating to a Defect's Physical Coordinates Using Multiple Supply Pad IDDQs: Test Chip Results,**" IEEE North Atlantic Test Workshop (**NATW'06**), 2006.
239. J. Lee, N. Ahmed, M. Tehranipoor, V. Jayaram and J. Plusquellic, "**A Novel Framework for Functionally Untestable Transition Fault Avoidance during ATPG,**" IEEE North Atlantic Test Workshop (**NATW'06**), 2006.
240. R. M. P. Rad and M. Tehranipoor, "**Fine-Grained Island Style Architecture for Molecular Electronic Devices,**" International Symposium on Field-Programmable Gate Arrays (**FPGA'06**) (Poster), pp. 226, 2006.
241. M. Tehranipoor and R. M. P. Rad, "**Test and Recovery for Fine-Grained Nanoscale Architectures,**" International Symposium on Field-Programmable Gate Arrays (**FPGA'06**) (Poster), 2006.

242. M. ElShoukry, C.P. Ravikumar and M. Tehranipoor, "**Partial Gating Optimization for Power Reduction During Test Application**," in Proc. IEEE Asian Test Symposium (ATS'05), pp. 242-247, 2005.
243. M. Tehranipoor, M. Nourani and N. Ahmed, "**Low Transition LFSR for BIST-Based Applications**," in Proc. IEEE 14<sup>th</sup> Asian Test Symposium (ATS'05), pp. 138-143, 2005.
244. C.P. Ravikumar, N. Ahmed and M. Tehranipoor, "**Practicing Transition-Fault Testing with Physical-Design-Friendly Flows**," Texas Instruments India Technical Conference (TIITC'05), 2005.
245. J. Lee, M. Tehranipoor, C. Patel and J. Plusquellic, "**Securing Scan Design Using Lock & Key Technique**," in Proc. International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), pp. 51-62, 2005.
246. N. Ahmed and M. Tehranipoor, "**Improving Transition Delay Fault Coverage Using Hybrid Scan-Based Technique**," in Proc. International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), 2005.
247. M. Tehranipoor, "**Defect Tolerance for Molecular Electronics-Based NanoFabrics Using Built-In Self-Test Procedure**," in Proc. International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05), pp. 4886-495, 2005.
248. M. Alisafae, S. M. Fakhraie and M. Tehranipoor, "**Architecture of an Embedded Queue Management Engine for High-Speed Network Devices**," in Proc. IEEE MidWest Symposium on Circuits and Systems (MWSCAS'05), Cincinnati, pp. 1907-1910, 2005.
249. H. Esmailzadeh, F. Farzan, N. Shahidi, S. M. Fakhraie, C. Lucas and M. Tehranipoor, "**NuSP: Embedded Neural Networks Stream Processor**," in Proc. IEEE MidWest Symposium on Circuits and Systems (MWSCAS'05), Cincinnati, pp. 223-226, 2005.
250. N. Ahmed, M. Tehranipoor and C.P. Ravikumar, "**Addressing At-speed Fault Coverage and Test Cost Issues Using Enhanced Launch-off-Capture**," Texas Instruments Symposium on Test (TIST'05), 2005.
251. N. Ahmed, M. Tehranipoor and C.P. Ravikumar, "**At-Speed Local Scan Enable Generation for Transition Fault Testing Using Low-Cost Testers**," Texas Instruments Symposium on Test (TIST'05), 2005 (**Ranked 5th Among 89 Presentations**).
252. N. Ahmed, M. Tehranipoor and C.P. Ravikumar, "**Enhanced Launch-off-Capture Transition Fault Testing**," in Proc. IEEE International Test Conf. (ITC'05), pp. 225-234, 2005 (**Received top ten recognition**).
253. N. Ahmed, M. Tehranipoor, C.P. Ravikumar and J. Plusquellic, "**At-Speed Transition Fault Testing Using Low Speed Testers With Application to Reduced Scan Enable Routing Area**," IEEE North Atlantic Test Workshop (NATW'05), pp. 112-119, 2005.
254. D. Acharyya, A. Singh, M. Tehranipoor, C. Patel and J. Plusquellic, "**Sensitivity Analysis of Quiescent Signal Analysis for Defect Detection**," IEEE. Int. Workshop on Defect Based Testing (DBT'05), pp. 3-10, 2005.
255. M. Nourani, M. Tehranipoor and N. Ahmed, "**Pattern Generation and Estimation for Power Supply Noise Analysis**," in proc. IEEE VLSI Test Symposium (VTS'05), pp. 439-444, 2005.
256. N. Ahmed, C.P. Ravikumar, M. Tehranipoor and J. Plusquellic, "**At-Speed Transition Fault Testing With Low Speed Scan Enable**," in proc. IEEE VLSI Test Symposium (VTS'05), pp. 42-47, 2005 (**Received Best Paper Award**).

257. M. H. Tehranipour, M. Nourani and K. Chakrabarty, "**Nine-Coded Compression Technique with Application to Reduced Pin-Count Testing and Flexible On-Chip Decompression**," in proc. IEEE/ACM Design, Automation and Test in Europe (**DATE'04**), Paris, France, vol. 2, pp. 1284-1289, 2004.
258. M. H. Tehranipour, M. Nourani, K. Arabi and A. Afzali-Kusha, "**Mixed RL-Huffman Encoding for Power Reduction and Data Compression in Scan Test**," in proc. IEEE International Symposium on Circuits And Systems (**ISCAS'04**), Vancouver, Canada, vol. 2, pp. 681-684, 2004.
259. N. Ahmed, M. H. Tehranipour and M. Nourani, "**Low-Power Pattern Generation for BIST Architecture**," in proc. IEEE International Symposium on Circuits And Systems (**ISCAS'04**), Vancouver, Canada, vol. 2, pp. 689-692, 2004.
260. N. Ahmed, M. H. Tehranipour, D. Zhou and M. Nourani, "**Frequency Driven Repeater Insertion for Deep Submicron**," in proc. IEEE International Symposium on Circuits And Systems (**ISCAS'04**), Vancouver, Canada, vol. 5, 181-184, 2004.
261. M. H. Tehranipour, N. Ahmed and M. Nourani, "**Testing SoC Interconnects for Signal Integrity Using Boundary Scan**," in proc. IEEE VLSI Test Symposium (**VTS'03**), Napa, CA, pp. 158-163, 2003.
262. N. Ahmed, M. H. Tehranipour and M. Nourani, "**Extending JTAG for Testing Signal Integrity in SoCs**," in proc. IEEE/ACM Design, Automation and Test in Europe (**DATE'03**), Messe Munich, Germany, pp. 218-223, 2003.
263. M. H. Tehranipour, N. Ahmed and M. Nourani, "**Multiple Transition Model and Enhanced Boundary Scan Architecture to Test Interconnects for Signal Integrity**," in proc. IEEE International Conference on Computer Design (**ICCD'03**), San-Jose, pp. 554-559, CA, 2003.
264. M. H. Tehranipour, M. Nourani and S. M. Fakhraie, "**Systematic Test Program Generation for SoC Testing Using Embedded Processor**," in proc. IEEE International Symposium on Circuits And Systems (**ISCAS'03**), Bangkok, Thailand, vol. 5, pp. 541-544, 2003.
265. G. R. Chaji, R. M. Pourrrad, S. M. Fakhraie and M. H. Tehranipour, "**eUTDSP: A Design Study of a New VLIW-Based DSP Architecture**," in proc. IEEE International Symposium on Circuits And Systems (**ISCAS'03**), Bangkok, Thailand, vol. 4, pp. 137-140, 2003.
266. M. H. Tehranipour and M. Nourani, "**Signal Integrity Loss in SoC's Interconnects: A Diagnostic Approach Using Embedded Microprocessor**," in proc. IEEE International Test Conference (**ITC'02**), Baltimore, MD, pp.1093-1102, 2002.
267. S. M. Fakhraie, M. H. Tehranipour, M. R. Movahedin and M. Nourani, "**Fast Prototyping of a DSP Core**," in proc. IEEE MidWest Symposium on Circuits and Systems (**MWSCAS'02**), Tulsa, Oklahoma, vol. 2, pp. 215-218, 2002.
268. M. H. Tehranipour, M. Nourani, S. M. Fakhraie and C. A. Papachristou, "**Test Optimization of Bus-Structured SoCs Using Embedded Microprocessor**," in proc. IEEE MidWest Symposium on Circuits and Systems (**MWSCAS'02**), Tulsa, Oklahoma, vol. 1, pp. 168-171, 2002.
269. M. Tehranipour, Z. Navabi and S. M. Fakhraie, "**An Efficient BIST for Embedded SRAM Testing**," in proc. IEEE International Symposium on Circuits And Systems (**ISCAS'01**), Sydney, Australia, Vol 5, pp. 73-76, 2001.
270. M. Tehranipour, Z. Navabi and S. M. Fakhraie, "**A Low-Cost BIST Architecture for Processor Cores**," in proc. IEEE Electronic Circuits and Systems Conference (**ECS'01**), Bratislava, Slovakia, pp. 11-14, 2001.

271. M. Tehranipour and Z. Navabi, "**Zero-Overhead BIST for Internal SRAM Testing**," in proc. IEEE International Conference on Microelectronics (ICM'00), Tehran, Iran, pp. 109-112, 2000.

### **Technical Reports and Invited Poster Presentations**

1. U. Guin, M. Tehranipour, D. DiMase, and M. Megrđician, "**Counterfeit IC Detection and Challenges Ahead**," ACM SIGDA, March 2013.
2. N. Reddy and M. Tehranipour, "**Reliability Analysis for 90nm Test Chips**," Technical Reports, CADT-20110110, 2011.
3. F. Wu, L. Dilillo, A. Bosio, P. Girard, S. Pravossoudovitch, A. Virazel, M. Tehranipour, K. Miyase, X. Wen, N. Ahmed, "**Is Test Power Reduction Through X-Filling Good Enough?**," Poster presentation, Int. Test Conference (ITC), 2010.
4. J. Lee and M. Tehranipour, "**Low-power Transition Delay Fault Test Pattern Generation**," IEEE VLSI Test Symposium (VTS), 2008, PhD Thesis Poster Presentation.
5. M. Tehranipour, "**Trojan Detection and Isolation in Integrated Circuits**," NSF Cyber Trust meeting, New Haven, March 2008
6. N. Ahmed, M. Tehranipour, and V. Jayaram, "**Considering IR-Drop Effects During Faster-than-at-Speed Delay Test**," presented in Special Session (Elevator Talk), IEEE VLSI Test Symposium (VTS), 2006.
7. N. Ahmed and M. Tehranipour, "**On-chip Scan Enable Generation for Transition Fault Testing**," Poster Presentation, University Booth, ITC 2005.
8. J. Plusquellic, D. Acharyya, C. Patel, A. Singh and M. Tehranipour, "**Hardware Investigation of Defect Sensitivity of a Multiple Supply Pad IDDQ Method**," Poster Presentation, University Booth, ITC 2005.
9. N. Ahmed and M. Tehranipour, "**Enhanced Launch-off-Capture with Improved Fault Coverage and Reduced Pattern Count**," Presented in UT-Austin Poster Session, ITC 2005.
10. M. H. Tehranipour and M. Nourani, "**Low-Power Test pattern generation for BIST Architecture**," University of Texas at Dallas, 2003.
11. M. H. Tehranipour and M. Nourani, "**Test Compression and Power Reduction in Scan Using RL-Huffman Encoding**," University of Texas at Dallas, 2002.

### **Consulting**

1. **Consulting** with many companies (OCMs, OEMs, and EDA) and universities worldwide
2. Served on the **advisory board** of several companies with focus on cybersecurity

### **Invited Talks and Keynote Addresses**

- **Keynote Speaker, Groundswell Conference on Cybersecurity**, Melbourne, FL, Nov. 2017
- **Invited Talk, Qualcomm**, San Diego, October 2017, Title: SoC Security
- **Invited Talk, Tsinghua University**, Beijing, October 2017, Title: *When it Comes to Security, Do not Forget about Hardware*
- **Keynote Speaker, Int. IEEE Verification and Security Workshop (IVSW)**, July 2017

- **Invited Talk: Air Force Research Laboratory (AFRL)**, Dayton, OH, Title: *Trusted and Assured Microelectronics*
- **Invited Talk: Air Force Research Laboratory (AFRL)**, Dayton, OH, Title: *Test and Design-for-Anti-Counterfeit*
- **Invited Talk: Ohio State University**, Columbus, OH, Title: *When It Comes to Cybersecurity, Do Not Forget About Hardware*
- **IEEE Ambassador talk at the Harris Corporation**, Melbourne, FL, March 2017, Title: *When It Comes to Cybersecurity, Do Not Forget About Hardware*
- **RSA Conference**, San Francisco, CA, February 2017, Title: *Securing Electronic Supply Chain from Design to Resign*
- **Keynote Speaker**, IEEE Asian HOST, Dec. 2016, Taiwan, Title: Security Rule Check
- **Keynote Speaker**, Microprocessor Test and Verification (MTV) Workshop, Austin, TX, Dec. 2016, Title: Security Rule Check: A Closer Look at the Automated Test for Security
- **Global Foundries, CTO Speaker Series**, Dec. 2016
- **Invited Talk: SRC e-Workshop**, July 2016
- **Invited Talk: Chinese Academy of Science (CAS)**, June 2016
- **Keynote Speaker:** International Workshop on on Hardware Security, 2016, Organized jointly by Tsinghua University and Beihang University, **Title:** Hardware Security: Past, Present, and the Future
- **Invited Talk: Peking University**, June 2016
- **Invited Talk: Beihang University**, June 2016
- **Invited Talk, Dagstuhl Seminar**, Germany, May 2016
- **Invited Talk: IEEE International Reliability Physics Symposium (IRPS)**, 2016, **Title:** *Security vs. Reliability: Where Do These Two Road Converge?*
- **Keynote Speaker: IEEE Workshop on CPS Security**, April 2016
- **Keynote Speaker: US-Brazil Joint Workshop on Cybersecurity**, April 2016, Orlando, FL
- **Invited Talk: Florida Institute of Technology (FIT)**, Host: Dr. Fareena Saqib, March 2016
- **Invited Talk: Florida Energy Systems Consortium (FESC)**, March 2016
- **Keynote Speaker: International Symposium on Quality Electronic Design (ISQED)**, Santa Clara, March 2016, **Title:** *New Frontiers in Hardware Security and Trust*
- **Invited Talk: Northrop Grumman**, Nov. 2015
- **Invited Talk: IEEE/ACM International Conference on Computer-Aided Design (ICCAD)**, Nov. 2015, Austin, TX

- **Invited Talk: Potomac Institute for Policy (PIP)**, October 2015
- **Invited Talk: DHS Software and Supply Chain Assurance Forum**, Sep. 2015
- **NSF WATCH Talk**, July 2015, Host: Jeremy Epstein
- **Invited Talk: Global Foundries**, Malta, NY, Dec. 2014
- **Keynote Speaker: Freescale Semiconductors' Technical Enrichment Conference**, Austin, TX, Dec. 2014
- **Invited Talk: Cadence**, Austin, TX, Dec. 2014
- **Invited Talk: Missile Defense Agency (MDA)**, Nov. 2014, Huntsville, Alabama
- **Invited Talk: Beihang University**, Nov. 2014, HOST: Prof. Michel Wang
- **Invited Talk: IEEE Asian Test Symposium (ATS)**, Nov. 2014
- **Invited Talk: Army Research Office (ARO) Workshop**, NYC, Nov. 2014
- **Invited Talk: CSI CyberSEED event**, University of Connecticut, Oct. 2014
- **Invited Talk: Honeywell International**, Oct. 2014
- **Invited Talk: ISE Northeast**, Oct. 2014, NYC
- **Invited Talk: Sharif University of Technology**, July 2014, HOST: Dr. Siavash Bayat
- **Invited Talk: Shahid Beheshti University**, July 2014, HOST: Dr. Ali Jahanian
- **Invited Talk: Amirkabir University of Technology**, June 2014, HOST: Drs. Saheb Zamani and Hamid Zarandi
- **Invited Talk: Cisco Corporation**, May 2014, Host: Dr. Wei Zhao
- **Invited Talk: Xilinx Corporation**, May 2014, Host: Dr. Amit Majumdar
- **Keynote Speaker: IEEE North Atlantic Test Workshop (NATW)**, May 2014
- **Invited Talk: Design, Automation, and Test in Europe (DATE)**, March 2014
- **Keynote Speaker: IEEE Int. Workshop on Reliability-Aware System Design and Test (RASDAT)**, Jan. 2014.
- **Invited Talk: IEEE Microprocessor Test Workshop**, Austin, TX, Dec. 2013
- **Invited Talk: DMSMS**, Dec. 2013, Counterfeit Detect Coverage
- **Invited Talk: DMSMS**, Dec. 2013, Combating Die/IC Recovery
- **Invited Talk: Missile Defense Agency (MDA), PMPB**, Nov. 2013
- **Invited Talk: ARO Workshop**, NYC, Nov. 2013
- **Invited Talk: Honeywell, Cyber Security Group Meeting**, Nov. 2013
- **Invited Talk: National Chao Tung University**, Taiwan, Nov. 2013
- **Invited Talk: MediaTek**, Taiwan, Nov. 2013

- **Invited Talk: CALCE Symposium on Counterfeit Electronic Parts and Electronic Supply Chain**, June 2013
- **Invited Talk: CS1 ICT Supply Chain Risk Management**, June 2013
- **Invited Talk: United Technologies Research Center (UTRC)**, May 2013
- **Invited Talk: NASA Quality Leadership Forum**, March 2013
- **Invited Talk: Trusted Supplier Industry**, March 2013
- **Invited Talk: Cisco, Security Group**, March, 2013, Title: SiliconAP: A novel Platform for Counterfeit Prevention
- **Invited Talk: ARO/CHASE Workshop on Counterfeit Electronics**, Jan. 2013, Counterfeit Detection Assessment
- **Invited Talk: ARO/CHASE Workshop on Counterfeit Electronics**, Jan. 2013, Silicon Authentication Platform
- **Invited Talk: NSF/SRC SA+TS Workshop**, Washington DC, Jan. 2013
- **Invited Talk: Microelectronics Reliability and Qualification proposal (MRQW)**, Dec. 2012
- **Invited Talk: DMSMS Standardization Conference**, Nov. 2012, Title: Secure Split Test for Counterfeit Avoidance
- **Invited Talk: DMSMS Standardization Conference**, Nov. 2012, Title: Counterfeit Test Technology Readiness Assessment
- **Invited Talk: IEEE Asian Test Symposium (ATS)**, Nov. 2012
- **Invited Talk: SRC e-Workshop**, Nov. 2012
- **Invited Talk: University of Arkansas**, Oct. 2012, HOST: Prof. Jia Di
- **Invited Talk: Symposium on Counterfeit Electronic Parts and Electronic Supply Chain**, June 2012
- **Invited Talk: University of Pittsburgh**, April 2012, HOST: Prof. Kartik Mohanram
- **Invited Talk: University of Illinois at Chicago**, March 2012, HOST: Prof. Wenjing Rao
- **Invited Talk: Missile Defense Agency**, March 2012, HOST: Fred Schipp
- **Invited Talk: San Jose State University**, March 2012, HOST: Prof. Shahab Ardalan
- **Invited Talk: G-19A Test Laboratory Standards Development Committee**, March 2012, HOST: Daniel DiMase, Honeywell
- **Invited Talk: IEEE International Reliability Innovations Conference (IRIC)**, March 2012 (Talk on Security)
- **Invited Talk: IEEE International Reliability Innovations Conference (IRIC)**, March 2012 (Talk on Reliability)

- **Invited Talk: IEEE Workshop on Defect and Adaptive Data Analysis (DATA)**, September 2011
- **Invited Talk: Air Force Research laboratory (AFRL)**, Rome, September 2011
- **Invited Talk: University of South Florida**, July 2011, HOST: Prof. Sanjukta Bhanja
- **Invited Talk: Low Power SOC Workshop (LPSOC)**, July 2011
- **Invited Talk: IBM TJ Watson**, June 2011, Host: Dr. Peilin Song
- **Invited Talk: Qualcomm**, June 2011, Host: Dr. Sagar Sabade
- **Invited Talk: Cisco**, May 2011, Host: Nemat Bidokhti and Bill Eklow
- **Invited Talk: IEEE VLSI Test Symposium (VTS)**, May 2011, Dana Point, CA
- **Invited Talk: Virginia Tech**, April 22, 2011, Host: Prof. Patrick Schaumont
- **Invited Talk: NYU-Abu Dhabi Workshop on Test**, New York, NY, April 2011, Host: Prof. Ozgur Sinanoglu
- **Invited Talk: University of Maryland**, April 2011, Host: Prof. Gang Qu
- **Invited Talk: ARO Workshop on Hardware Assurance**, Washington, DC, April 2010
- **Invited Talk: University of South Florida**, March 2011, IEEE CS Tampa Chapter, IEEE DVP program
- **Invited Talk: GOMACtech Conference**, March 2011, Orlando, FL
- **Invited Talk: LSI**, March 4, 2011, **Invited by:** Sreejit Chakrabarty, Title: On-chip Measurement Structures: Opportunities and Challenges
- **Invited Talk: LSI**, March 10, 2011, **Invited by:** Arun Gunda, Title: Detection of SDDs in Nanometer Technology Designs
- **Invited Talk: University of Wisconsin, Madison**, Feb. 2011
- **Invited Talk: MediaTek**, Boston, Nov. 2010. HOSTs: Jeff Roehr and Harry Chen
- **Invited Talk: Freescale**, Austin, TX, Nov. 2010, HOST: LeRoy Winemberg
- **Invited Talk: Texas Instruments**, Dallas, TX, September, 2010, HOST: Dr. Nisar Ahmed
- **Invited Talk: University of Texas at Arlington**, September 2010, Arlington, TX, HOST: Prof. Robert Magnusson, Title: Design for Hardware Security and Trust
- **Invited Talk: Air Force Research Lab (AFRL)**, Nov. 2011
- **Invited Talk: MediaTek**, Boston, Nov. 2010. HOSTs: Jeff Roher and Harry Chen
- **Invited Talk: Cisco**, October 2010, Hosts: Carson Stuart and Nemat Bidokhti, Title: New Threats to Hardware: Detection and Prevention Challenges
- **Invited Talk: Brown University**, Providence, RI, October 2010, Host: Prof. Sherief Reda, Title: Design for Hardware Security and Trust



- **Invited Talk: NYU-Poly**, New York, NY, August 2010, HOST: Prof. Ramesh Karri
- **Invited Talk: Qualcomm**, San Diego, CA, August 2010, HOST: Mike Laisne
- **Invited Talk: LSI**, June 2010, San Jose, CA, HOST: Dr. Sreejit Chakravarty
- **Invited Talk: Cisco**, June 2010, San Jose, CA, HOST: Nemat Bidokhti
- **Invited Talk: IBM**, May 2010, Invited by: Dr. Phil Nigh
- **Invited Talk: NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2010)**
- **Invited Talk: Connecticut Microelectronics and Optoelectronics Consortium (CMOC)**, 2010
- **Invited Talk: University of Massachusetts, Lowell**, March 2010, HOST: Prof. Martin Margala
- **Invited Talk: LSI Logic**, Jan 2010, HOST: Dr. Sreejit Chakravarty
- **Invited Talk: Information Security Council (INFOSEC)**, Jan 2010
- **Invited Talk: IBM-Austin Research Lab (IBM-ARL)**, Nov. 2009, HOST: Dr. Anne Gattiker
- **Invited Talk: ARO Special Workshop on Hardware Assurance**, 2009
- **Invited Talk: AMD**, July 2009, Host: Dr. Mahmut Yilmaz / Jeff Fitzgerald
- **Invited Talk: Amirkabir University of Technology**, July 2009, Host: Dr. A. Bagheri
- **Invited Talk: Cisco**, May 2009, Host: Nemat Bidokhti
- **Invited Talk: Southwest DFT (SWDFT-2009)**, Austin, TX
- **Invited Talk: Duke University**, April 2009, Host: Prof. Krishnendu Chakrabarty
- **Invited Talk: University of Rhode Island**, April 2009, Host: Prof. Resit Sendag
- **Invited Talk: Worcester Polytechnic Institute (WPI)**, March 2009, Host: Prof. Xinming Huang
- **Invited Talk: Mentor Graphics**, Feb 2009, Host: Dr. Yu Huang
- **Invited Talk: IBM TJ Watson**, Nov. 2008, Host: Dr. Jinjun Xiong
- **Invited Talk: Intel**, Nov. 2008, Title: *Small Delay Fault Detection and On-Chip Measurement*
- **Invited Talk: FIST**, Japan, Dec. 2008, Title: *Dealing with Power and Signal Integrity Issues During Test in Nanometer Technology Designs*
- **Invited Talk: University of Connecticut**, Title: *Hardware-Trust: Challenges and Solutions*
- **Invited Talk: IP/IC Trust, University of Connecticut, Northrop Grumman visit**
- **Invited Talk: Fukuoka Industry, Science & Technology Foundation (FIST)**, Japan, Dec. 2008, Title: *Verifying Trustworthiness of Integrated Circuits*
- **Invited Talk: Industry, Science & Technology Foundation (FIST)**, Japan, Dec. 2008, Title: *ATPG for Testing Power Supply Noise and Crosstalk*
- **Invited Talk: IEEE Workshop on Design for Reliability and Variability (DRV)**, Oct. 2008, Title: *ATPG for Increased Quality and In-Field Reliability*

- **Invited Talk: University of Tehran**, Host: Prof. Mahmoud Hashemi, Title: *ATPG for Increased Test Quality and In-field Reliability*
- **Invited Talk: University of Tehran**, Host: Prof. Mahmoud Hashemi, Title: *Verifying the Trustworthiness on Integrated Circuits*
- **Invited Talk: Sharif University of Technology**, Host: Prof. S. Ghassem Miremadi, Title: *ATPG for Increased Test Quality and In-field Reliability*
- **Invited Talk: Babol University of Technology**, Host: Prof. Miar Naimi, Title: *Verifying the Trustworthiness on Integrated Circuits*
- **Invited Talk: IBM**, Aug. 2008, Invited by: Dr. Phil Nigh
- **Invited Talk: Magma**, April 2008, Host: Dr. Sandeep Goel
- **Invited Talk: SRC e-Workshop**, Feb. 2008, **Title:** *High-Quality Delay Tests for Nanotechnology Designs*
- **Invited Talk: Freescale**, Austin, TX, Dec. 2007, Host: Dr. Magdy Abadir/Dr. Raj Raina
- **Invited Talk: Texas Instruments**, Dallas, TX, Dec. 2007, Hosts: Vinay Jayaram / Dr. Ken Butler
- **Invited Talk: TranSwitch**, Bedford, MA, Nov. 2007, Host: Zahi Abuhamdeh
- **Invited Talk: AMD**, Boston, MA, Nov. 2007, Host: Dr. Kamran Zarrineh
- **Invited Talk: Analog Devices**, Boston, MA, Nov. 2007, Host: Harry Chen
- **Keynote Speaker: Magma's Luncheon Event at International Test Conference (ITC)**, San Jose, CA, Tuesday Oct. 23, 2007
- **Invited Talk: Cadence**, June 2007, **Title:** *IR-drop Tolerant AT-speed Tests for Nanometer Technology Designs*, Host: Dr. Krishna Chakravadhanula
- **Invited Talk: LSI Logic**, June 2007, **Title:** *Generating High Quality At-speed Tests for Nanometer Technology Designs: Challenges and Solutions*, Invited by: Dr. Sreejit Chakravarty
- **Invited Talk: Qualcomm** (San Diego, CA), June 2007, **Title:** *At-speed Test for Nanotechnology: Challenges and Solutions*, Host: Dr. Sagar Sabade
- **Invited Talk:** Guest Lecturer for VLSI System Testing Course of ECE Department at **Duke University**, Instructor: Prof. Krish Chakrabarty
- **Invited Talk: Mentor Graphics** (Wilsonville, OR), Nov. 2006, **Title:** *At-speed Test for Nanotechnology: Challenges and Solutions*, Host: Dr. Nilanjan Mukherjee
- **Invited Talk: LSI Logic** (San Jose, CA), Nov. 2006, **Title:** *High Quality At-speed Tests for Nanotechnology Designs*, Host: Dr. Arun Gunda

- **Invited Talk: AMD** (Sunnyvale, CA), Oct. 2006, **Title:** *High Quality At-speed Tests for Nanometer High-speed Designs*, Host: Dr. Anuja Sehgal
- **Invited Talk: Texas Instruments** (Dallas, TX), April 2004, **Title:** Enhanced Scan Architectures for Reducing Power and Test Application Time

## **Technology Transfer**

1. On-chip Monitors was successfully implemented on few products
2. Small-delay defect generation tool is used by semiconductor and EDA companies
3. LTG Cell for implementing LOS using low-speed scan enable signal
4. SAE International, the CDC tool on counterfeit detection
5. Test point insertion technology for LBIST to semiconductor industry

## **Teaching Experience**

### ***University of Florida***

Spring 2018	EEL 4714/5716 Introduction to Hardware Security and Trust
Spring 2016	Introduction to Hardware Security and Trust

### ***University of Connecticut***

<u>Semester &amp; Year</u>	<u>Course No. &amp; Title</u>
Fall 2006	ECE 290: Senior Design
Spring 2007	ECE 291: Senior Design
Spring 2007	ECE 300: VLSI Design Verification and Test
Fall 2007	ECE 290: Senior Design
Spring 2008	ECE 291: Senior Design
Spring 2008	ECE 300: VLSI Design Verification and Test
Fall 2008	ECE 4901: Senior Design
Fall 2008	ECE 6094: VLSI CAD Algorithms
Spring 2009	ECE 3421: VLSI Design and Simulation
Fall 2010	ECE 6094: VLSI Design Verification and Test
Fall 2010	ECE 4901: Senior Design
Spring 2010	ECE 4095/6095: Intro. Hardware Security and Trust
Spring 2010	ECE 4902: Senior Design
Fall 2010	ECE 4095/6095: VLSI CAD Algorithms
Fall 2010	ECE 4901: Senior Design
Spring 2011	ECE 3421: VLSI Design and Simulation

Spring 2011	ECE 4902: Senior Design
Fall 2011	ECE 6432: VLSI Design Verification and Testing
Fall 2011	ECE 4901: Senior Design
Fall 2011	ECE 6094: Computer Engineering Seminar
Spring 2012	ECE 3401: Digital Systems Design
Spring 2012	ECE 4902: Senior Design
Spring 2012	ECE 6094: Computer Engineering Seminar
Fall 2012	ECE 4451/5451: Intro. to Hardware Security and Trust
Fall 2012	ECE 4901: Senior Design
Spring 2013	ECE 3401: Digital Systems Design
Spring 2013	ECE 4095: Hardware Hacking
Spring 2013	ECE 4902: Senior Design
Fall 2013	ECE 4901: Senior Design
Spring 2014	ECE 3401: Digital Systems Design
Spring 2014	ECE 4095: Hardware Hacking
Spring 2014	ECE 4902: Senior Design
Fall 2014	ECE 4451/5451: Intro. to Hardware Security and Trust
Fall 2014	ECE 4901: Senior Design
Spring 2015	ECE 4902: Senior Design
Spring 2016	EEL 4930: Introduction to Hardware Security and Trust

***New Courses Developed and Taught at UMBC (2004-2006):***

SOC Design and Test  
 CAD Algorithms  
 VLSI Design Verification and Testing

***New Courses Developed and Taught at UConn:***

VLSI Design Verification and Testing  
 CAD Algorithms  
 Introduction to Hardware Security and Trust  
 Hardware Hacking

***New courses Developed at UF:***

Introduction to Hardware Security and Trust

## **Research Group**

### **Current Post-Doctoral Fellows and Visiting Researchers:**

1. **Dr. Haoting Shen**, Post-doctoral Fellow (PhD, Penn State University), Jointly supervised with Prof. Domenic Forte
2. **Dr. Xiaolin Xu**, Post-doctoral Fellow (PhD, University of Massachusetts, Amherst), Jointly supervised with Prof. Domenic Forte
3. **Dr. Jungmin Park**, Post-doctoral Fellow (PhD, Iowa State University), Jointly supervised with Profs. Swarup Bhunia and Domenic Forte
4. **Dr. Qihang Shi**, Post-doctoral fellow (PhD, University of Connecticut), Jointly supervised with Prof. Domenic Forte

### **Current Graduate Students:**

5. **Tony (Miao) He**, PhD Student, Spring 2013
6. **Fahim Rahman**, PhD Student, Fall 2013
7. **Adib Nahiyani**, PhD Student, Spring 2015
8. **Andrew Stern**, PhD students, Fall 2016
9. **Huanyu Wang**, PhD student, Fall 2016
10. **Mohammad Farmani**, PhD Student, Fall 2017
11. **Nidish Vashistha**, PhD Student, Fall 2017
12. **Jason Vosatka**, PhD Student, Fall 2017
13. **Nitin Pundir**, PhD Student, Spring 2018
14. **Sazadur Rahman**, PhD Student, Spring 2018

### **Current Undergraduate Students:**

#### **Former Students / Post-doctoral Fellows:**

##### **Post-doctoral fellow:**

1. **Dr. Navid Asadi Zanjani**, 2014-2017, Currently with University of Florida
2. **Dr. Sina Shahbaz**, 2013-2014, Currently with University of Connecticut
3. **Dr. Shuo Wang**, 2010-2012, Currently with Qualcomm
4. **Dr. Hassan Salmani**, 2011-2013, Currently with Howard University

##### **Graduate PhD Students:**

1. **Nisar Ahmed**, PhD, Oct. 2007, Currently with Apple

2. **Junxia Ma**, Dec. 2010, Currently with Marvel
3. **Ke Peng**, Dec. 2010, Currently with ARM
4. **Xiaoxiao (Michel) Wang**, Dec. 2010, Currently with Beihang University as Full Professor as one of China's top 1000 talent
5. **Jeremy Lee**, Dec. 2010, Currently with Texas Instruments
6. **Hassan Salmani**, August 2011, Howard University
7. **Wei Zhao**, 2013, Currently with Nvidia
8. **Xuehui Zhang**, 2013, Currently with Oracle
9. **Jifeng Chen**, 2013, Currently with Samsung Research America
10. **Fang Bao**, 2014, Currently with Huawei
11. **Kan Xiao**, 2015, Currently with Intel
12. **Ujjwal Guin**, 2016, Currently an Assistant Professor at Auburn University
13. **Mehdi Sadi**, 2017, Currently with Intel
14. **Gustavo Contreras**, 2017
15. **Qihang Shi**, 2017, Currently a post-doc at the University of Florida
16. **Tauhidur Rahman**, 2017, Currently with the University of Alabama
17. **Kun Yang**, Jan 2018

#### **Graduated M.Sc. Students:**

1. **Halit Dogan**, Sep. 2013, Currently with University of Connecticut
2. **Niranjan Kayam**, M.S., Sep. 2011, Currently with Synopsys
3. **Prasath Periyasamy**, M.S. Thesis, Aug 2006, Currently with Qualcomm
4. **Smita Patil**, M.S. Project, Aug 2006, Currently with Atmel
5. **Mohammed ElShoukry**, M.S. Thesis, Aug 2006, Currently with Micron
6. **Eun Chung**, M.S. Project, Dec. 2004

#### **Undergraduate Students:**

1. Wesley Steven, 2014
2. Dan Guerrero, 2014
3. Ryan Nesbit, 2014
4. Shane Tobey, 2013
5. Shane Kelly, 2013-2014
6. Nathan Murphy, 2013
7. Jacquelyn Khajah, 2014

8. Andrew Ferraiuolo, REU-Sponsored Undergraduate Student, Summer & Fall 2011, Spring 2012
9. Ashley Calder, Undergraduate Student, Spring 2012
10. Michael Calvo, Eastern Conn. Univ., REU-Sponsored Undergraduate Student, Summer 2011
11. Sagar Patil, Undergraduate Researcher, Summer 2010
12. Ryan Fitterman (CMPE), Senior Design, 2012
13. Jeffrey Foster (EE), Senior Design, 2012
14. Alvin Sanabria (EE), Senior Design, 2012
15. Michael Stettenbenz (EE), Senior Design, 2012
16. Rifat Chowdhury (CMPE/MATH), Senior Design, 2012
17. Andrew Ferraiuolo (EE/CMPE), Senior Design, 2012
18. Adam Zimmer (CSE), Senior Design, 2012
19. Carl Hinkle (EE), Senior Design, 2011
20. Dan Matosian (CMPE), Senior Design, 2011
21. Ryan Wilson (EE), Senior Design, 2011
22. Emilio Cepeda (EE), Senior Design, 2011
23. Theodore Estwan (EE), Senior Design, 2011
24. Brian Helfer (EE), Senior Design, 2011
25. Sagar Patel (EE), Senior Design, 2010
26. Michael Runde (CMPE), Senior Design, 2010
27. Ton Thomas (CMPE), Senior Design, 2010
28. Nicholas Tuzzio (CMPE), Senior Design, 2010
29. Corey Benoit (EE), Senior Design, 2010
30. Joesph Larosa (EE), Senior Design, 2010
31. Kevin Perkins (EE), Senior Design, 2010
32. Andrew Tan (EE/MGMT), Senior Design, 2009
33. Colin Gladding (EE), Senior Design, 2009
34. Harpreet Mankoo (EE), Senior Design, 2009
35. Joe Mascola (EE), Senior Design, 2009
36. Elvis Anes (CMPE), Senior Design, 2009
37. Jeff Chua (CMPE), Senior Design, 2009
38. Ali Faraz (EE), Senior Design, 2009
39. Samantha Logue (CMPE), Senior Design, 2009
40. Poorak Mody (CMPE), Senior Design, 2008

41. Jonathan Schindler (CMPE), Senior Design, 2008
42. Jason Thibodeau (CMPE), Senior Design, 2008
43. Aaron Feldstein (EE), Senior Design, 2008
44. Paul Rago (EE), Senior Design, 2008
45. Danny Ho (EE), Senior Design, 2007
46. Kevin Tyler (EE), Senior Design, 2007
47. Vimal Vacchani (EE), Senior Design, 2007
48. Michael Kelley (EE), Senior Design, 2007
49. Benjamin Romeo (EE), Senior Design, 2007
50. Jeffrey Travis (EE), Senior Design, 2007
51. Pedro Almada, B.S., 2005

## **Thesis Advisory Committee**

### ***PhD Advisory Committee:***

Nisar Ahmed (Chair), Jianwei Dai (Advisor: Lei Wang, UConn), Wei-Gu Tang (Advisor: Lei Wang, UConn), Janardhan Singaraju (Advisor: John Chandy, UConn), Junxia Ma (Chair), Ke Peng (Chair), Michel Wang (Chair), Xuan Guan (Advisor: Yunsu Fei), Jeremy Lee (Chair), Hai Lin, Shou Wang, Tina John (Advisor: John Chandy, UConn), Abhishek Singh (Advisor: Jim Plusquellic, UMB), Ajith Kumar (Advisor: John Chandy, UConn), Robert Karam (Advisor: Swarup Bhunia, UF), Fangchao Zhang (Advisor: Swarup Bhunia, UF), Zimu Guo (Advisor: Domenic Forte, UF), Kai Yang (Advisor: Swarup Bhunia, UF), Gustavo Contreras (Chair), Tauhid Rahman (Chair), Nima Karimian (Advisor: Domenic Forte, UConn), Mahmut Yilmaz (Advisor: Krishnendu Chakrabarty, Duke University); Nolen Scaife (Advisor: Patrick Traynor, UF)

**International:** Fatemeh Ganji (Advisor: Jean-Pierre Seifert, TU Berlin), Shahin Tajik (Advisor: Jean-Pierre Seifert, TU Berlin)

### ***M.S. Advisory Committee:***

Halit Dogan (Chair), Niranjana Kayam (Chair), Prasath Periyasamy (Chair), Smita Patil (Chair), Mohammed ElShoukry (Chair), Eun Chung (Chair), Pushkar Pulastya, Michael Wolk, Jitin Tharian, Adhruva Acharyya, Niranjana Reddy, Shruti Khare, Michael Runda, Hitesh Sharma

### ***B.Sc. Advisory Committee:***

Jackson Carrol

## **Institutional Service**

UF: ECE Department, Associate Chair for Research and Strategic Initiatives (2017-present)

UF: College of Engineering, Member, Research Advancement Committee, RAC (2017-present)

UF: ECE Department, Chair, Faculty Development Committee (2017-present)



UF: ECE Department, Member, Semotto IoT Chair Professorship Search Committee (2017-2018)  
UF: College of Engineering, Tenure & Promotion (T&P) Committee (2017-2020)  
UConn: Chair, Computer Engineering Search Committee (2012-2014)  
UConn: ECE Search Committee (2011-2012, 2013-2014)  
UConn: ECE Department Library Liaison, January 2009-Present  
UConn: C&C Committee (2007-present)  
UMBC: Member, Equipment Committee (Oct. 2004–2006)  
UMBC: Member, Graduate Admission Committee (Jan 2005-2006)  
UMBC: Member, ABET Visiting Committee (Oct. 2004–2006)

### **Supervising Undergraduate Senior Design Projects**

- 2006-2007**     **Project 1:** Redesign of Solitec Track System (Sponsored by Phonon)  
**Project 2:** Speech Control System for Persons with Disabilities (Sponsored by ECE Department) **First Prize in ECE Department**
- 2007-2008**     **Project 1:** Wafer Processing Track Upgrade (Sponsored by Phonon) **Second Prize in ECE Department**  
**Project 2:** CAD2XML (Sponsored by QualTech)
- 2008-2009**     **Project 1:** Digital Temperature Controller (DTC) Design (Sponsored by Phonon)  
**Project 2:** UConn Personal ATE (Sponsored by ECE Department)
- 2009-2010**     **Project 1:** Surface Contour Profiler (Sponsored by Phonon) **First Prize in ECE Department**  
**Project 2:** UConn Personal ATE (Sponsored by ECE Department)
- 2010-2011**     **Project 1:** Enhanced Surface Contour Profiler (Sponsored by Phonon) **First Prize in ECE Department**  
**Project 2:** Distributed Aviation Control and Communication System (Sponsored by Hamilton Sundstrand)
- 2011-2012**     **Project 1:** Automated Trojan Insertion and Detection Evaluation (Sponsored by ECE Department) **First Prize in ECE Department**  
**Project 2:** Distributed Aviation Control and Communication System (Sponsored by Hamilton Sundstrand)
- 2013-2014**     **Project 1:** Virtual Laboratir for Hardware Security (Sponsored by ECE Department)
- 2013-2014**     **Project 2:** Automated Counterfeit IC Physical Defect Characterization (Sponsored by ECE Department)